• Title/Summary/Keyword: PLL

Search Result 951, Processing Time 0.028 seconds

A 1.88-mW/Gb/s 5-Gb/s Transmitter with Digital Impedance Calibration and Equalizer (디지털 임피던스 보정과 이퀄라이저를 가진 1.88mW/Gb/s 5Gb/s 송신단)

  • Kim, Ho-Seong;Beak, Seung-Wuk;Jang, Young-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.1
    • /
    • pp.110-116
    • /
    • 2016
  • This paper describes 1.2-V 5-Gb/s scalable low voltage signaling(SLVS) differential transmitter(TX) with a digital impedance calibration and equalizer. The proposed transmitter consists of a phase-locked loop(PLL) with 4-phase output clock, a 4-to-1 serializer, a regulator, an output driver, and an equalizer driver for improvement of the signal integrity. A pseudo random bit sequence generator is implemented for a built-in self-test. The proposed SLVS transmitter provides the output differential swing level from 80mV to 500mV. The proposed SLVS transmitter is implemented by using a 65-nm CMOS with a 1.2-V supply. The measured peak-to-peak time jitter of the implemented SLVS TX is about 46.67 ps at the data rate of 5Gb/s. Its power consumption is 1.88 mW/Gb/s.

Palm-Size-Integrated Microwave Power Module at 1.35-GHz for an Atmospheric Pressure Plasma for biomedical applications

  • Myung, C.W.;Kwon, H.C.;Kim, H.Y.;Won, I.H.;Kang, S.K.;Lee, J.K.
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.02a
    • /
    • pp.498-498
    • /
    • 2013
  • Atmospheric Pressure Plasmas have pioneered a new field of plasma for biomedical application bridging plasma physics and biology. Biological and medical applications of plasmas have attracted considerable attention due to promising applications in medicine such as electro-surgery, dentistry, skin care and sterilization of heat-sensitive medical instruments [1]. Traditional approaches using electronic devices have limits in heating, high voltage shock, and high current shock for patients. It is a great demand for plasma medical industrial acceptance that the plasma generation device should be compact, inexpensive, and safe for patients. Microwave-excited micro-plasma has the highest feasibility compared with other types of plasma sources since it has the advantages of low power, low voltage, safety from high-voltage shock, electromagnetic compatibility, and long lifetime due to the low energy of striking ions [2]. Recent experiment [2] shows three-log reduction within 180-s treatment of S. mutans with a low-power palm-size microwave power module for biomedical application. Experiments using microwave plasma are discussed. This low-power palm-size microwave power module board includes a power amplifier (PA) chip, a phase locked loop (PLL) chip, and an impedance matching network. As it has been a success, more compact-size module is needed for the portability of microwave devices and for the various medical applications of microwave plasma source. For the plasma generator, a 1.35-GHz coaxial transmission line resonator (CTLR) [3] is used. The way of reducing the size and enhancing the performances of the module is examined.

  • PDF

A Continuous Fine-Tuning Phase Locked Loop with Additional Negative Feedback Loop (추가적인 부궤환 루프를 가지는 연속 미세 조절 위상 고정루프)

  • Choi, Young-Shig
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.4
    • /
    • pp.811-818
    • /
    • 2016
  • A continuous fine-tuning phase locked loop with an additional negative feedback loop has been proposed. When the phase locked loop is out-of-lock, the phase locked loop has a fast locking characteristic using the continuous band-selection loop. When the phase locked loop is near in-lock, the bandwidth is narrowed with the fine loop. The additional negative feedback loop consists of a voltage controlled oscillator, a frequency voltage converter and its internal loop filter. It serves a negative feedback function to the main phase locked loop, and improves the phase noise characteristics and the stability of the proposed phase locked loop. The additional negative feedback loop makes the continuous fine-tuning loop work stably without any voltage fluctuation in the loop filter. Measurement results of the fabricated phase locked loop in $0.18{\mu}m$ CMOS process show that the phase noise is -109.6dBc/Hz at 2MHz offset from 742.8MHz carrier frequency.

Fully Integrated Design of a Low-Power 2.5GHz/0.5GHz CMOS Dual Frequency Synthesizer (저전력 2.5GHz/0.5GHz CMOS 이중 주파수합성기 완전 집적화 설계)

  • Kang, Ki-Sub;Oh, Gun-Chang;Park, Jong-Tae;Yu, Chong-Gun
    • Journal of IKEEE
    • /
    • v.11 no.1 s.20
    • /
    • pp.15-23
    • /
    • 2007
  • This paper describes a dual frequency synthesizer designed in a 0.2$\mu$m CMOS technology for wireless LAN applications. The design is focused mainly on low-power characteristics. Power dissipation is minimized especially in VCO and prescaler design. The designed synthesizer includes all building blocks for elimination of external components, other than the crystal. Its operating frequency can be programmed by external data. It operates in the frequency range of 2.3GHz to 2.7GHz (RF) and 250MHz to 800MHz (IF) and consumes 5.14mA at 2.5GHz and 1.08mA at 0.5GHz from a 2.5V supply. The measured phase noise is -85dBc/Hz in-band and -105dBc/Hz at 1MHz offset at IF band. The die area is 1.7mm$\times$1.7mm.

  • PDF

Autoxidative Stability of Triglyceride Molecular Species (트리글리세리드 분자종의 산화안정성에 관한 연구)

  • Yoon, Hyeung-Sik;Kim, Seon-Bong;Park, Yeung-Ho
    • Journal of the Korean Society of Food Science and Nutrition
    • /
    • v.18 no.2
    • /
    • pp.205-210
    • /
    • 1989
  • The influence of triglyceride molecular species on autoxidation was investigated by determining the residual molecular species after incubating soybean oil triglycerides. The molecular species of soybean oil triglycerides were analyzed by capillary column gas chromatography and electron impact ionization mass spectrometry utilizing selected ion monitoring. The autoxidative stability of each molecular species in soybean oil triglycerides appeared to decrease in proportion to the increase in the number of double bonds present in the acyl residues, and it was affected by degree of unsaturation of fatty acid when the number of double bonds in triglyceride were the same. And it appeared to be enhanced by a decreases in the length of the saturated acyl chain present in the glycerides.

  • PDF

Design and implementation of remote controlling wireless transmission unit using duplex-FSK (Duplex-FSK 원격제어 무선 전송부 설계 및 제작)

  • Kim, Young-Wan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.4
    • /
    • pp.629-635
    • /
    • 2009
  • The FSK duplex remote controlling wireless transmission units with a common local oscillator circuit for transmitter and receiver are designed and implemented in this paper. In the FSK full-duplex the channel frequency for Tx/Rx is allocated, a common switching oscillator circuit for Tx/Rx is designed in the FSK half-duplex scheme. Both of FSK units get functions of automatic channel detection for busy channels and channel configuration for an idle channel in order to reduce the RF channel interference and are designed as a remote controller with small-sized low power of 10mW and the 400MHz-colpitz type PLL configuration of 50kHz channel separation. The full-duplex Tx/Rx link frequency gets frequency difference of 42.8MHz, which is double of 21.4MHz IF frequency.

Design of the 1.9-GHz CMOS Ring Voltage Controlled Oscillator using VCO-gain-controlled delay cell (이득 제어 지연 단을 이용한 1.9-GHz 저 위상잡음 CMOS 링 전압 제어 발진기의 설계)

  • Han, Yun-Tack;Kim, Won;Yoon, Kwang-Sub
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.4
    • /
    • pp.72-78
    • /
    • 2009
  • This paper proposes a low phase noise ring voltage controlled oscillator(VCO) with a standard $0.13{\mu}m$ CMOS process for PLL circuit using the VCO-gain-controlled Delay cell. The proposed Delay cell architecture with a active resistor using a MOS transistor. This method can reduced a VCO gain so that improve phase noise. And, Delay cell consist of Wide-Swing Cascode current mirror, Positive Latch and Symmetric load for low phase noise. The measurement results demonstrate that the phase noise is -119dBc/Hz at 1MHz offset from 1.9GHz. The VCO gain and power dissipation are 440MHz/V and 9mW, respectively.

Implementation of 1.5Gbps Serial ATA (1.5Gbps 직렬 에이티에이 전송 칩 구현)

  • 박상봉;허정화;신영호;홍성혁;박노경
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.7
    • /
    • pp.63-70
    • /
    • 2004
  • This paper describes the link layer and physical layer of the Serial ATA which is the next generation for parallel ATA specification that defines data transfer between PC and peripheral storage devices. The link layer consists of CRC generation/error detection, 8b/10b decoding/encoding, primitive generation/detection block. For the physical layer, it includes CDR(Cock Data Recovery), transmission PLL, serializer/de-serializer. It also includes generation and receipt of OOB(Out-Of-Band) signal, impedance calibration, squelch circuit and comma detection/generation. Additionally, this chip includes TCB(Test Control Block) and BIST(Built-In Selt Test) block to ease debugging and verification. It is fabricated with 0.18${\mu}{\textrm}{m}$ standard CMOS cell library. All the function of the link layer operate properly. For the physical layer, all the blocks operate properly but the data transfer is limited to the 1.28Gbps. This is doe to the affection or parasitic elements and is verified with SPICE simulation.

A Design of 40GHz CMOS VCO (Voltage Controlled Oscillator) for High Speed Communication System (고속 통신 시스템을 위한 40GHz CMOS 전압 제어 발진기의 설계)

  • Lee, Jongsuk;Moon, Yong
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.3
    • /
    • pp.55-60
    • /
    • 2014
  • For an high speed communication, a 40GHz VCO was implemented using a 0.11um standard CMOS technology. The mm-wave VCO was designed by a LC type using a spiral inductor, and a simplified architecture with buffers and a smart biasing technique were used to get a high performance. The frequency range of the proposed VCO is 34~40GHz which is suitable for mm-Wave communication system. It has an output power of -16dBm and 16% tuning range. And the phase noise is -100.33dBc/Hz at 1MHz offset at 38GHz fundamental frequency. The total power consumption of VCO including PADs is 16.8mW with 1.2V supply voltage. The VCO achieves the FOMT of -183.8dBc/Hz which is better than previous VOCs.

A Low Jitter Dual Output Frequency Synthesizer Using Phase-Locked Loop for Smart Audio Devices (위상고정루프를 이용한 낮은 지터 성능을 갖는 스마트 오디오 디바이스용 이중 출력 주파수 합성기 설계)

  • Baek, Ye-Seul;Lee, Jeong-Yun;Ryu, Hyuk;Lee, Jongyeon;Baek, Donghyun
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.2
    • /
    • pp.27-35
    • /
    • 2016
  • A Low jitter dual output frequency synthesizer for smart audio devices is described in this paper. It has been fabricated in a 1.8 V Dongbu $0.18-{\mu}m$ CMOS process. Output frequency is controlled by 3 rd order Sigma-Delta Modulation and digital divider. The frequency synthesizer has a size of $0.6mm^2$, frequency range of 0.6-200 MHz, loop bandwidth of 350 kHz, and rms jitter of 11.4 ps-21.6 ps.