A Low Jitter Dual Output Frequency Synthesizer Using Phase-Locked Loop for Smart Audio Devices
![]() |
Baek, Ye-Seul
(Electrical and Electronic Engineering, Chung-Ang University)
Lee, Jeong-Yun (Electrical and Electronic Engineering, Chung-Ang University) Ryu, Hyuk (Electrical and Electronic Engineering, Chung-Ang University) Lee, Jongyeon (Electrical and Electronic Engineering, Chung-Ang University) Baek, Donghyun (Electrical and Electronic Engineering, Chung-Ang University) |
1 |
W. Y. Jungm, et al., "A 1.2mW |
2 | Y. S. Baek, et al., "A Low Jitter Dual Output Frequency Synthesizer for Multi Audio Devices," IEIE Summer Conference, pp. 136-138, Jun. 2015. |
3 | J. N. Soares, et al., "A 1.6-GHz dual modulus prescaler using the extended true-single-phase -clock CMOS citcuit technique (E-TSPC)," IEEE. J Solid-State Circuit, vol. 34, no. 1, pp. 97-102, Jan. 1999. DOI |
4 | T. A. D. Riley, et al, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 28, pp. 553-559, 1993. |
5 | W. Chou, et al, "Dithering and its effects on sigma-delta and multistage sigma-delta modulation," IEEE Trans. Inform. Theory, vol. 37, pp. 500-513, May. 1991. DOI |
6 | X. Gao, et al, "Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops," IEEE, Trans. Circuits and Systems II, Express Briefs, vol. 56, pp. 117-121, 2009. DOI |
7 |
H. Tao, et al., "Jitter model of Fraction-N Synthesizer Influenced by |
8 | A. Aktas, M. Ismail, "CMOS PLLs and VCOs for 4G Wireless," 2004. |
9 | C. Wu, et al., "A 1-V 2.4-GHz CMOS Frequency Synthesizer with Current-Match Charge Pump," IEEE, Asia-Pacific Conference on Circuits and System, vol. 1, pp. 433-436, Dec. 2004. |
10 | C. T. Charles, et al., "A Buffered Charge Pump with Zero Charge Sharing," in Proc. IEEE ISCAS., pp. 2633-2636, May. 2008. |
![]() |