• Title/Summary/Keyword: Oxide Semiconductor

Search Result 1,423, Processing Time 0.03 seconds

The Effect of $TiO_2$ Thickness on the Performance of Dye-Sensitized Solar Cells ($TiO_2$ 두께에 따른 염료감응형 태양전지의 효율 변화)

  • Kim, Dae-Hyun;Park, Mi-Ju;Lee, Sung-Uk;Choi, Won-Seok;Hong, Byung-You
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.11a
    • /
    • pp.147-148
    • /
    • 2007
  • Dye-sensitized solar cell using conversion of solar energy to electrical energy appeared that which solves a environmental matter. The dye-sensitized solar cell uses nano-crystalline oxide semiconductor for absorbing dye. The $TiO_2$ is used most plentifully. The efficiency of the dye-sensitized solar cell changes consequently in the particle size, morphology, crystallization and surface state of the $TiO_2$. In this paper, we report The effect of titania$(TiO_2)$ thickness on the performance of dye-sensitized solar cells. Using doctor blade method, It produced the thickness of the $TiO_2$ with $7\;{\mu}m,\;10\;{\mu}m,\;13\;{\mu}m$. The efficiency was the best from $10{\mu}m$. It had relatively low efficiency on the thickness from $7\;{\mu}m\;to\;13\;{\mu}m$. The reason why it presents low efficiency on $7\;{\mu}m$ thickness is that excited electrons can not be delivered enough due to thin thickness of $7\;{\mu}m\;TiO_2$. And The reason why it presents low efficiency on $13\;{\mu}m$ thickness is that thick $13\;{\mu}m\;TiO_2$ can not penetrate the sunlight enough.

  • PDF

Low-Voltage, Room temperature Fabricated ZnO Thin Film Transistor using High-K $(Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7)_{0.7}(MgO)_{0.3}$ Gate Insulator (고유전 $(Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7)_{0.7}(MgO)_{0.3}$ 게이트 절연막을 이용한 저전압 구동 상온공정 ZnO 박막트랜지스터)

  • Cho, Nam-Gyu;Kim, Dong-Hun;Kim, Kyoung-Sun;Kim, Ho-Gi;Kim, Il-Doo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.11a
    • /
    • pp.96-96
    • /
    • 2007
  • Low voltage organic TFTs (OTFTs) and ZnO based TFTs (<5V), utilizing room temperature deposited $Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7$ (BZN) thin films were recently reported, pointing to high-k gate insulators as a promising route for realizing low voltage operating flexible electronics. $Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7$ (BZN) thin film is one of the most promising materials for gate insulator because of its large dielectric constant (~60) at room temperature. However their tendency to suffer from relatively high leakage current at low electric field (>0.3MV/cm) hinder the application of BZN thin films for gate insulator. In order to improve leakage current characteristics of BZN thin film, we mixed 30mol% MgO with 70mol% BZN and their dielectric and electric properties were characterized. We fabricated field-effect transistors with transparent oxide semiconductor ZnO serving as the electron channel and high-k $(Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7)_{0.7}(MgO)_{0.3}$ as the gate insulator. The devices exhibited low operation voltages (<4V) due to high capacitance of the $(Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7)_{0.7}(MgO)_{0.3}$ dielectric.

  • PDF

Au nano array formed on patterened $Al_2O_3$(0006)

  • Hwang, Jae-Seong;Gang, Hyeon-Cheol;Seo, Ok-Gyun;O, Pil-Geon;Lee, Seong-Pyo;Lee, Su-Yong;Kim, Su-Nam;Kim, Jae-Myeong;Jo, In-Hwa;No, Do-Yeong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.02a
    • /
    • pp.402-402
    • /
    • 2010
  • The formation of Au nano particles from thin films on patterned substrates depends sensitively on film thickness and time. The nano Au line and shape formed by annealing Au films on patterned oxide substrates are different from those formed on semiconductor. In this experiment, we deposited thin Au films on patterned $Al_2O_3$(0006) using E-beam evaporator, and annealed them at various temperatures and thickness under various conditions by RTA. We measured behavior of the Au during annealing Au structure and shape are changed when Au film becomes thicker. The shape of the resultant Au nano particles and their coarsening process are investigated using SEM and XRD.

  • PDF

Power Enhancement of ZnO-Based Piezoelectric Nanogenerators Via Native Defects Control

  • Kim, Dohwan;Kim, Sang-Woo
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.08a
    • /
    • pp.297.2-297.2
    • /
    • 2013
  • Scavenging electricity from wasteful energy resources is currently an important issue and piezoelectric nanogenerators (NGs) based on zinc oxide (ZnO) are promising energy harvesters that can be adapted to various portable, wearable, self-powered electronic devices. Although ZnO has several advantages for NGs, the piezoelectric semiconductor material ZnO generate an intrinsic piezoelectric potential of a few volts as a result of its mechanical deformation. As grown, ZnO is usually n-type, a property that was historically ascribed to native defects. Oxygen vacancies (Vo) that work as donors exist in ZnO thin film and usually screen some parts of the piezoelectric potential. Consequently, the ZnO NGs' piezoelectric power cannot reach to its theoretical value, and thus decreasing the effect from Vo is essential. In the present study, c-axis oriented insulator-like sputtered ZnO thin films were grown in various temperatures to fabricate an optimized nanogenerator (NGs). The purity and crystalinity of ZnO were investigated with photoluminescence (PL). Moreover, by introducing a p-type polymer usually used in organic solar cell, it was discussed how piezoelectric passivation effect works in ZnO thin films having different types of defects. Prepared ZnO thin films have both Zn vacancies (accepter like) and oxygen vacancies (donor like). It generates output voltage 20 time lager than n-type dominant semiconducting ZnO thin film without p-type polymer conjugating. The enhancement is due to the internal accepter like point defects, zinc vacancies (VZn). When the more VZn concentration increases, the more chances to prevent piezoelectric potential screening effects are occurred, consequently, the output voltage is enhanced. Moreover, by passivating remained effective oxygen vacancies by p-type polymers, we demonstrated further power enhancement.

  • PDF

Electrical characteristics of SiC thin film charge trap memory with barrier engineered tunnel layer

  • Han, Dong-Seok;Lee, Dong-Uk;Lee, Hyo-Jun;Kim, Eun-Kyu;You, Hee-Wook;Cho, Won-Ju
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.255-255
    • /
    • 2010
  • Recently, nonvolatile memories (NVM) of various types have been researched to improve the electrical performance such as program/erase voltages, speed and retention times. Also, the charge trap memory is a strong candidate to realize the ultra dense 20-nm scale NVM. Furthermore, the high charge efficiency and the thermal stability of SiC nanocrystals NVM with single $SiO_2$ tunnel barrier have been reported. [1-2] In this study, the SiC charge trap NVM was fabricated and electrical properties were characterized. The 100-nm thick Poly-Si layer was deposited to confined source/drain region by using low-pressure chemical vapor deposition (LP-CVD). After etching and lithography process for fabricate the gate region, the $Si_3N_4/SiO_2/Si_3N_4$ (NON) and $SiO_2/Si_3N_4/SiO_2$ (ONO) barrier engineered tunnel layer were deposited by using LP-CVD. The equivalent oxide thickness of NON and ONO tunnel layer are 5.2 nm and 5.6 nm, respectively. By using ultra-high vacuum magnetron sputtering with base pressure 3x10-10 Torr, the 2-nm SiC and 20-nm $SiO_2$ were successively deposited on ONO and NON tunnel layers. Finally, after deposited 200-nm thick Al layer, the source, drain and gate areas were defined by using reactive-ion etching and photolithography. The lengths of squire gate are $2\;{\mu}m$, $5\;{\mu}m$ and $10\;{\mu}m$. The electrical properties of devices were measured by using a HP 4156A precision semiconductor parameter analyzer, E4980A LCR capacitor meter and an Agilent 81104A pulse pattern generator system. The electrical characteristics such as the memory effect, program/erase speeds, operation voltages, and retention time of SiC charge trap memory device with barrier engineered tunnel layer will be discussed.

  • PDF

A Design of Single Pixel Photon Counter for Digital X-ray Image Sensor (X-ray 이미지 센서용 싱글 픽셀 포톤 카운터 설계)

  • Baek, Seung-Myun;Kim, Tae-Ho;Kang, Hyung-Geun;Jeon, Sung-Chae;Jin, Seung-Oh;Huh, Young;Ha, Pan-Bong;Park, Mu-Hun;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.2
    • /
    • pp.322-329
    • /
    • 2007
  • A single pixel photon counting type image sensor which is applicable for medical diagnosis with digitally obtained image and industrial purpose has been designed with $0.18{\mu}m$ triple-well CMOS process. The designed single pixel for readout chip is able to be operated by single supply voltage to simplify digital X-ray image sensor module and a preamplifier which is consist of folded cascode CMOS operational amplifier has been designed to enlarge signal voltage(${\Delta}Vs$), the output voltage of preamplifier. And an externally tunable threshold voltage generator circuit which generates threshold voltage in the readout chip has been newly proposed against the conventional external threshold voltage supply. In addition, A dark current compensation circuit for reducing dark current noise from photo diode is proposed and 15bit LFSR(Linear Feedback Shift Resister) Counter which is able to have high counting frequency and small layout area is designed.

Analysis of Leakage Current of a Laser Diode by Equivalent Circuit Model (등가회로 모델에 의한 레이저다이오드의 누설전류 해석)

  • Choi, Young-Kyu;Kim, Ki-Rae
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.2
    • /
    • pp.330-336
    • /
    • 2007
  • A single pixel photon counting type image sensor which is applicable for medical diagnosis with digitally obtained image and industrial purpose has tern designed with $0.18{\mu}m$ triple-well CMOS process. The designed single pixel for readout chip is able to be operated by single supply voltage to simplify digital X-ray image sensor module and a preamplifier which is consist of folded cascode CMOS operational amplifier has been designed to enlarge signal voltage(${\Delta}Vs$), the output voltage of preamplifier. And an externally tunable threshold voltage generator circuit which generates threshold voltage in the readout chip has been newly proposed against the conventional external threshold voltage supply. In addition, A dark current compensation circuit for reducing dark current noise from photo diode is proposed and 15bit LFSR(Linear Feedback Shift Resister) Counter which is able to have high counting frequency and small layout area is designed.

Ferromagnetism and Anomalous Hall Effect in p-Zn0.99Mn0.01O:P

  • Kim, Hyun-Jung;Sim, Jae-Ho;Kim, Hyo-Jin;Hong, Soon-Ku;Kim, Do-Jin;Ihm, Young-Eon;Choo, Woong-Kil
    • Journal of Magnetics
    • /
    • v.10 no.3
    • /
    • pp.95-98
    • /
    • 2005
  • We report hole-induced ferromagnetism in diluted magnetic semiconductor $Zn_{0.99}Mn_{0.01}$ films grown on $SiO_2/Si$ substrates by reactive sputtering. The p-type conduction with hole concentration over $10^{18}\;cm^{-3}$ is achieved by P doping followed by rapid thermal annealing at $800^{\circ}C$ in a $N_2$ atmosphere. The p-type $Zn_{0.99}Mn_{0.01}O:P$ is carefully examined by x-ray diffraction and transmission electron microscopy. The magnetic measurements for $p-Zn_{0.99}Mn_{0.01}O:P$ clearly reveal ferromagnetic characteristics with a Curie temperature above room temperature, whereas those for $n-Zn_{0.99}Mn_{0.01}O:P$ show paramagnetic behavior. The anomalous Hall effect at room temperature is observed for the p-type film. This result strongly supports hole-induced room temperature ferromagnetism in $p-Zn_{0.99}Mn_{0.01}O:P$.

NiOx-based hole injection layer for organic light-emitting diodes (유기발광소자에 적용 가능한 NiOx 기반의 정공주입층 연구)

  • Kim, Junmo;Gim, Yejin;Lee, Wonho;Lee, Donggu
    • Journal of Sensor Science and Technology
    • /
    • v.30 no.5
    • /
    • pp.309-313
    • /
    • 2021
  • Organic semiconductors have received tremendous attention for their research because of their tunable electrical and optical properties that can be achieved by changing their molecular structure. However, organic materials are inherently unstable in the presence of oxygen and moisture. Therefore, it is necessary to develop moisture and air stable semiconducting materials that can replace conventional organic semiconductors. In this study, we developed a NiOx thin film through a solution process. The electrical characteristics of the NiOx thin film, depending on the thermal annealing temperature and UV-ozone treatment, were determined by applying them to the hole injection layer of an organic light-emitting diode. A high annealing temperature of 500 ℃ and UV-ozone treatment enhanced the conductivity of the NiOx thin films. The optimized NiOx exhibited beneficial hole injection properties comparable those of 1,4,5,8,9,11-hexaazatriphenylene hexacarbonitrile (HAT-CN), a conventional organic hole injection layer. As a result, both devices exhibited similar power efficiencies and the comparable electroluminescent spectra. We believe that NiOx could be a potential solution which can provide robustness to conventional organic semiconductors.

Reduction of Source/Drain Series Resistance in Fin Channel MOSFETs Using Selective Oxidation Technique (선택적 산화 방식을 이용한 핀 채널 MOSFET의 소스/드레인 저항 감소 기법)

  • Cho, Young-Kyun
    • Journal of Convergence for Information Technology
    • /
    • v.11 no.7
    • /
    • pp.104-110
    • /
    • 2021
  • A novel selective oxidation process has been developed for low source/drain (S/D) series resistance of the fin channel metal oxide semiconductor field effect transistor (MOSFET). Using this technique, the selective oxidation fin-channel MOSFET (SoxFET) has the gate-all-around structure and gradually enhanced S/D extension regions. The SoxFET demonstrated over 70% reduction in S/D series resistance compared to the control device. Moreover, it was found that the SoxFET behaved better in performance, not only a higher drive current but also higher transconductances with suppressing subthreshold swing and drain induced barrier lowering (DIBL) characteristics, than the control device. The saturation current, threshold voltage, peak linear transconductance, peak saturation transconductance, subthreshold swing, and DIBL for the fabricated SoxFET are 305 ㎂/㎛, 0.33 V, 13.5 𝜇S, 76.4 𝜇S, 78 mV/dec, and 62 mV/V, respectively.