• The Transactions of the Korean Institute of Power Electronics
• /
• v.21 no.1
• /
• pp.80-87
• /
• 2016

This study investigates output voltage variation of a voltage disturbance generator in case of sag and swell modes. The generator uses series transformers and silicon-controlled rectifier thyristors to provide voltage disturbance; consequently, voltage drop at the output terminal is inevitable. On the basis of the analysis, voltage drop increases as the power factor decreases in lagging. Voltage drop is 3.7 [%] at a power factor (lagging) of 0.8. Simulation and experimental results show the validity of the analysis.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2007.11a
• /
• pp.225-229
• /
• 2007

The output voltage of a synchronous generator is regulated constantly by field current control of excitation system. Synchronous generator exciter has two type, first one is Drop control type by thyristor and second one is exciter current control type through power output by PWM control. Control method of the second one prevails, but when the power devices have a breakdown, output voltage of the generator rises rapidly. This exciter must have a protection circuit and system is complicated, so reliability is poor Excitation control type which is drop control type control only 10% of the power, so it can be improved precision. When a trouble come to the controller, output voltage of a generator don't rise excessively and the voltage rise about 10%, so it has a excellent reliability. This paper prove stability of the digital AVR.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.20 no.1
• /
• pp.81-90
• /
• 2015

This paper investigates the droop control-based real and reactive power load sharing with a virtual inductor when the line impedance between inverter and Point of Common Coupling (PCC) is partly and unequally resistive in high-capacity systems. In this paper, the virtual inductor method is applied to parallel inverter systems with resistive and inductive line impedance. Reactive power sharing error has been improved by applying droop control after considering each line impedance voltage drop. However, in high capacity parallel systems with large output current, the reference output voltage, which is the output of droop controller, becomes lower than the rated value because of the high voltage drop from virtual inductance. Hence, line impedance voltage drop has been added to the droop equation so that parallel inverters operate within the range of rated output voltage. Additionally, the virtual inductor value has been selected via small signal modeling to analyze stability in transient conditions. Finally, the proposed droop method has been verified by MATLAB and PSIM simulation.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.15 no.5
• /
• pp.411-416
• /
• 2010

A voltage drop characteristics of a transformer-based voltage disturbance generator with series transformers is analysed. It is well known that a voltage disturbance generator with series transformer is cost-effective and reliable compared with other types. The voltage drop depends on the %Z of the transformer, power rating, and output power factor. A wrong design of the transformer results in a severe voltage drop, which can not guarantee the proper performance of the generator. The voltage drop is analysed under the condition of 10kVA output power rating and 4% of %Z with the variation of power factor. It is found through simulations and experiments that the drop increases as the power factor decreases in lagging mode, and the drop is 4% of the rated voltage in case of 0.85 lagging power factor.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.12 no.3
• /
• pp.313-319
• /
• 2012

The power supply rejection (PSR) of low drop-out (LDO) voltage regulator is improved by employing an error amplifier (EA) which is configured so the power supply noise be cancelled at the output. The LDO regulator is implemented in a 0.13-${\mu}m$ standard CMOS technology. The external supply voltage level is 1.2-V and the output is 1.0-V while the load current can range from 0-mA to 50-mA. The power supply rejection is 46-dB, 49-dB, and 38-dB at DC, 2-MHz, and 10-MHz, respectively. The quiescent current consumption is 65-${\mu}A$.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.65 no.11
• /
• pp.1919-1924
• /
• 2016

In general, Diode rectifier has been applied to DC traction power supply system. Diode has some characteristics which is voltage drop in inverse proportion of load because of non-controlled switch, and cannot flow a current in reverse bias. So, voltage drop occurs frequently, and regenerated power cannot use in substation. The PWM rectifier is able to control output voltage constantly to reduce voltage drop and to use regeneration power without additional inverter. This paper proposes analysis algorithm for DC traction power supply system with PWM rectifier.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.5
• /
• pp.1068-1073
• /
• 2004

5 V/500 mA transless type power module was designed by using a semiconductor switching technique for a small-sized electric power source. It used voltage drop type chopper method, and is composed of switching circuit, control circuit, voltage detect circuit, and constant voltage circuit. The switching power module which is designed in this study, showed load regulation of 0.2 V, line regulation of 0.1 V, output ripple of 85 mVp-p, switching frequency of 64.7 kHz, maximum power efficiency of 58 %, and satisfied its reliability and EMC test.

• Journal of Power Electronics
• /
• v.16 no.1
• /
• pp.38-47
• /
• 2016

This paper presents DG based droop controlled parallel inverter systems with virtual impedance considering the unequal resistive-inductive combined line impedance condition. This causes a reactive power sharing error and dynamic performance degradation. Each of these drawbacks can be solved by adding the feedforward term of each line impedance voltage drop or injecting the virtual inductor. However, if the line impedances are high enough because of the long distance between the DG and the PCC or if the capacity of the system is large so that the output current is very large, this leads to a high virtual inductor voltage drop which causes reductions of the output voltage and power. Therefore, the line impedance voltage drops and the virtual inductor and resistor voltage drop compensation methods have been considered to solve these problems. The proposed method has been verified in comparison with the conventional droop method through PSIM simulation and low-scale experimental results.

• Proceedings of the KIEE Conference
• /
• 1991.07a
• /
• pp.478-481
• /
• 1991

This paper discusses the principle and structure of instantaneous voltage drop compensator, which protects damage from instantaneous voltage drop in systems such as computer, variable speed drive, high voltage discharge-lamp, magnet switch. When instantaneous voltage drop occurs, control circuits detect it, then produce output voltage the same as normal condition voltage. Instantaneous voltage drop compensator has condenser bank as energy storage component, so system can be made small, light weight compared with UPS. In normal state, utility source transfers power, and in instantaneous voltage drop state, the energy of condenser bank transfers power through inverter, so high efficiency, compact, and especially low cost system can be manufactured.

• Journal of IKEEE
• /
• v.23 no.2
• /
• pp.722-726
• /
• 2019

In this paper, we propose a low drop-out (LDO) regulator with improved power-supply rejection (PSR) characteristics in the high frequency region. In particular, an NMOS transistor with a high output resistance is added as a compensation circuit to offset the high frequency noise passing through the finite output resistance of the PMOS power switch. The elimination of power supply noise by the compensating transistor was explained analytically and presented as the direction for further improvement. The circuit was fabricated in a $0.35-{\mu}m$ standard CMOS process and Specter simulations were carried out to confirm the PSR improvement of 26 dB compared to the conventional LDO regulator at 10 MHz.