• Title/Summary/Keyword: On-chip

Search Result 4,680, Processing Time 0.033 seconds

Fibroblastic Reticular Cell Derived from Lymph Node Is Involved in the Assistance of Antigen Process (림프절 유래 fibroblastic reticular cell의 효율적 항원처리 관련성에 대한 연구)

  • Kim, Min Hwan;Lee, Jong-Hwan
    • Journal of Life Science
    • /
    • v.26 no.9
    • /
    • pp.1027-1032
    • /
    • 2016
  • Antigen is substance causing disease derived from pathogen. Living organism has the immune system in terms of defense mechanism against antigen. Antigen is processed through several pathways such as phagocytosis, antibody action, complement activation, and cytotoxins by NK or cytotoxic T lymphocyte via MHC molecule. Lymph node (LN) is comprised of the complicated 3 dimensional network and several stromal cells. Fibroblastic reticular cells (FRC) are distributed in T zone for interaction with T cells. FRC produces the extra cellular matrix (ECM) into LN for ECM reorganization against pathogen infections and secretes homing chemokines. However, it has not so much been known about the involvement of the antigen process of FRC. The present report is for the function of FRC on antigen process. For this, FRC was positioned with several infected situations such as co-culture with macrophage, T cell, lipopolysaccharide (LPS) and TNFα stimulation. When co-culture between FRC with macrophage and T cells was performed, morphological change of FRC was observed and empty space between FRCs was made by morphological change. The matrix metallo-proteinase (MMP) activity was up-regulated by Y27632 and T cells onto FRC. Furthermore, inflammatory cytokine, TNFα regulated the expression of adhesion molecules and MHC I antigen transporter in FRC by gene chip assay. NO production was elevated by FRC monolayer co-cultured with macrophage stimulated by LPS. GFP antigen was up-taken by macrophage co-cultured with FRC. Collectively, it suggests that FRC assists of the facilitation of antigen process and LN stroma is implicated into antigen process pathway.

Research of Mobile 3D Dance Contents Construction Using Motion Capture System (모션캡처 시스템을 이용한 모바일 3D 댄스 콘텐츠 제작 연구)

  • Kim Nam-Ho
    • The Journal of the Korea Contents Association
    • /
    • v.6 no.9
    • /
    • pp.98-107
    • /
    • 2006
  • By improving performance of mobile machine(3D engine, 3D accelerator chip set, etc) and developing wireless network technology, a demand for actual contents of users is being increased rapidly. But, there are some difficulties yet for the speedy development of actual contents because of the limitation of development resources that is dependent on each mobile device's different performance. In general, much of the animated character-creation work for mobile environment is still done manually by experienced animator with the method of key frame processing. However, it needs a lot of time and more costs for creating motion. Additionally, it is possible to cause a distortion of motion. In this paper, I solved the difficulties by using a optical motion capture system, it was able to acquire accurate motion data more easily and quickly, and then it was possible to make 3D dance contents efficiently. Also, I showed techniques of key reduction and controlling frame number for using huge amounts of motion capture data in mobile environment which requires less resources. In making 3D dance contents, using an optical motion capture system was verified that it was more efficient to make and use actual-reality contents by creating actual character motion and by decreasing processing time than existing method.

  • PDF

A Micro Fluxgate Magnetic Sensor with Closed Magnetic Path (폐자로를 형성한 마이크로 플럭스게이트 자기 센서)

  • 최원열;황준식;강명삼;최상언
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.9 no.3
    • /
    • pp.19-23
    • /
    • 2002
  • This paper presents a micro fluxgate magnetic sensor in printed circuit board (PCB). In order to observe the effect of the closed magnetic path, the magnetic cores of rectangular-ring and two bars were each fabricated. Each fluxgate sensor consists of five PCB stack layers including one layer magnetic core and four layers of excitation and pick-up coils. The center layer as a magnetic core is made of a Co-based amorphous magnetic ribbon with extremely high DC permeability of ~100,000. Four outer layers as an excitation and pick-up coils have a planar solenoid and are made of copper foil. In case of the fluxgate sensor having the rectangular-ring shaped core, excellent linear response over the range of -100 $\mu$T to + 100 $\mu$T is obtained with 540 V/Tsensitivity at excitation square wave of 3 $V_{p-p}$ and 360 KHz. The chip size of the fabricated sensing element is $7.3 \times 5.7\textrm{mm}^2$. The very low power consumption of ~8 mW was measured. This magnetic sensor is very useful for various applications such as: portable navigation systems, telematics, VR game and so on.n.

  • PDF

Low-Power Motion Estimator Architecture for Deep Sub-Micron Multimedia SoC (Deep Submicron 공정의 멀티미디어 SoC를 위한 저전력 움직임 추정기 아키텍쳐)

  • 연규성;전치훈;황태진;이성수;위재경
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.10
    • /
    • pp.95-104
    • /
    • 2004
  • This paper propose a motion estimator architecture to reduce the power consumption of the most-power-consuming motion estimation method when designing multimedia SoC with deep submicron technologies below 0.13${\mu}{\textrm}{m}$. The proposed architecture considers both dynamic and static power consumption so that it is suitable for large leakage process technologies, while conventional architectures consider only dynamic power consumption. Consequently, it is suitable for mobile information terminals such as mobile videophone where efficient power management is essential. It exploits full search method for simple hardware implementation. It also exploits early break-off method to reduce dynamic power consumption. To reduce static power consumption, megablock shutdown method considering power line noise is also employed. To evaluate the proposed architecture when applied multimedia SoC, system-level control flow and low-power control algorithm are developed and the power consumption was calculated based on thor From the simulation results, power consumption was reduced to about 60%. Considering the line width reduction and increased leakage current due to heat dissipation in chip core, the proposed architecture shows steady power reduction while it goes worse in conventional architectures.

A 14b 100MS/s $3.4mm^2$ 145mW 0.18um CMOS Pipeline A/D Converter (14b 100MS/s $3.4mm^2$ 145mW 0.18un CMOS 파이프라인 A/D 변환기)

  • Kim Young-Ju;Park Yong-Hyun;Yoo Si-Wook;Kim Yong-Woo;Lee Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.5 s.347
    • /
    • pp.54-63
    • /
    • 2006
  • This work proposes a 14b 100MS/s 0.18um CMOS ADC with optimized resolution, conversion speed, die area, and power dissipation to obtain the performance required in the fourth-generation mobile communication systems. The 3-stage pipeline ADC, whose optimized architecture is analyzed and verified with behavioral model simulations, employs a wide-band low-noise SHA to achieve a 14b level ENOB at the Nyquist input frequency, 3-D fully symmetric layout techniques to minimize capacitor mismatch in two MDACs, and a back-end 6b flash ADC based on open-loop offset sampling and interpolation to obtain 6b accuracy and small chip area at 100MS/s. The prototype ADC implemented in a 0.18um CMOS process shows the measured DNL and INL of maximum 1.03LSB and 5.47LSB, respectively. The ADC demonstrates a maximum SNDR and SFDR of 59dB and 72dB, respectively, and a power consumption of 145mW at 100MS/s and 1.8V. The occupied active die area is $3.4mm^2$.

Low-Power $32bit\times32bit$ Multiplier Design for Deep Submicron Technologies beyond 130nm (130nm 이하의 초미세 공정을 위한 저전력 32비트$\times$32비트 곱셈기 설계)

  • Jang Yong-Ju;Lee Seong-Soo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.6 s.348
    • /
    • pp.47-52
    • /
    • 2006
  • This paper proposes a novel low-power $32bit\times32bit$ multiplier for deep submicron technologies beyond 130nm. As technology becomes small, static power due to leakage current significantly increases, and it becomes comparable to dynamic power. Recently, shutdown method based on MTCMOS is widely used to reduce both dynamic and static power. However, it suffers from severe power line noise when restoring whole large-size functional block. Therefore, the proposed multiplier mitigates this noise by shutting down and waking up sequentially along with pipeline stage. Fabricated chip measurement results in $0.35{\mu}m$ technology and gate-transition-level simulation results in 130nm and 90nm technologies show that it consumes $66{\mu}W,\;13{\mu}W,\;and\;6{\mu}W$ in idle mode, respectively, and it reduces power consumption to $0.04%\sim0.08%$ of active mode. As technology becomes small, power reduction efficiency degrades in the conventional clock gating scheme, but the proposed multiplier does not.

A DC Reference Fluctuation Reduction Circuit for High-Speed CMOS A/D Converter (고속 CMOS A/D 변환기를 위한 기준전압 흔들림 감쇄 회로)

  • Park Sang-Kyu;Hwang Sang-Hoon;Song Min-Kyu
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.6 s.348
    • /
    • pp.53-61
    • /
    • 2006
  • In high speed flash type or pipelining type A/D Converter, the faster sampling frequency is, the more the effect of DC reference fluctuation is increased by clock feed-through and kick-back. When we measure A/D Converter, further, external noise increases reference voltage fluctuation. Thus reference fluctuation reduction circuit must be needed in high speed A/D converter. Conventional circuit simply uses capacitor but layout area is large and it's not efficient. In this paper, a reference fluctuation reduction circuit using transmission gate is proposed. In order to verify the proposed technique, we designed and manufactured 6bit 2GSPS CMOS A/D converter. The A/D converter is based on 0.18um 1-poly 5-metal N-well CMOS technology, and it consumes 145mW at 1.8V power supply. It occupies chip area of $977um\times1040um$. Experimental result shows that SNDR is 36.25 dB and INL/DNL ${\pm}0.5LSB$ when sampling frequency is 2GHz.

Design of 77 GHz Automotive Radar System (77 GHz 차량용 레이더 시스템 설계)

  • Nam, Hyeong-Ki;Kang, Hyun-Sang;Song, Ui-Jong;Cui, Chenglin;Kim, Seong-Kyun;Nam, Sang-Wook;Kim, Byung-Sung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.24 no.9
    • /
    • pp.936-943
    • /
    • 2013
  • This work presents the design and measured results of the single channel automotive radar system for 76.5~77 GHz long range FMCW radar applications. The transmitter uses a commercial GaAs monolithic microwave integrated circuit(MMIC) and the receiver uses the down converter designed using 65 nm CMOS process. The output power of the transmitter is 10 dBm. The down converter chip can operate at low LO power as -8 dBm which is easily supplied from the transmitter output using a coupled line coupler. All MMICs are mounted on an aluminum jig which embeds the WR-10 waveguide. A microstrip to waveguide transition is designed to feed the embedded waveguide and finally high gain horn antennas. The overall size of the fabricated radar system is $80mm{\times}61mm{\times}21mm$. The radar system achieved an output power of 10 dBm, phase noise of -94 dBc/Hz at 1 MHz offset and a conversion gain of 12 dB.

The Transmission of Tele-Information System using BlueTooth (블루투스를 이용한 웹으로의 원격 의료정보 전송 시스템)

  • 채희영;강형원;김영길
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2002.05a
    • /
    • pp.130-133
    • /
    • 2002
  • As a society advances, an aging phenomenon and many diseases which did not exist in old times are happening. Especially, in case of the aged patient, because we cant know the time the condition of the patients health become worse, the study of the Tele-information system has been actively carried out by the necessity of a persistent observation. A ECG signal a kind of a vital signals has been widely used to the medical information system as an usual clinical diagnosis for the patients who possess heart diseases. BlueTooth is a close range wireless communication technology which uses a wireless frequency 2.4GHz and has a high trust and self - error correction technology according to a low power consumption quality and a high-speed frequency hopping. This makes get a high trust concerning a data transmission than an existing modem. In addition, though wireless modem is restricted by a minimal of a wireless terminal, It will be possible to coincide with the function of the portable with the low power consumption quality by using Bluetooth. And as the system on a chip of module progresses, the possibility of the small size is present According to this, Bluetooth module transmits the medical information, which is input from the outside among the operations that use the Bluetooth to the Bluetooth module that is connected the host PC. And the system that the host PC transmits the medical information from the connected Bluetooth module to the Internet has once embedded. this study let the host PC embedded in advance of the existing system and transmit the medical information by the addition of the Tcp/Ip protocol stark under all embedded environments to internet.

  • PDF

Torrefaction Characteristics of Wood Chip for the Production of High Energy Density Wood Pellet (고에너지밀도 펠릿제조를 위한 목재칩 반탄화 특성)

  • Lee, Jae-Won;Kim, Young-Hun;Lee, Soo-Min;Lee, Hyoung-Woo
    • Korean Chemical Engineering Research
    • /
    • v.50 no.2
    • /
    • pp.385-389
    • /
    • 2012
  • In this study, torrefaction of mixed softwood chips under anoxic condition was performed to improve energy density and maintain consistent quality of biomass. Characteristics of torrefied biomass depending on reaction time (30 min) and temperature (240, 260,$280^{\circ}C$) were investigated. Torrefaction of mixed softwood chips significantly improved the heating value compared to that of untreated biomass. As the torrefaction temperature was increased, the carbon content of torrefied biomass increased from 46.55 to 55.73%, while its hydrogen and oxygen contents decreased from 6.00 to 5.87% and from 30.55 to 27.21%, respectively. Most of hemicelluloses and volatile compounds were removed during torrefaction. The highest heating value was 5132 kcal/kg when torrefaction was performed at$280^{\circ}C$ for 30 min. It implied that the heating value increased by 13% compared to that of original biomass. However, the condition of effective torrefaction was at $240^{\circ}C$ for 30 min when weight loss and energy yield was considered.