• Journal of the Korean Society of Manufacturing Technology Engineers
• /
• v.20 no.5
• /
• pp.559-563
• /
• 2011

Drop impact reliability assessment of solder joints on the flip chip is one of the critical issues for micro system packaging. Our previous researches have been showing that new solder ball compositions of Sn-3.0Ag-0.5Cu has better mechanical reliability than Sn-1.0Ag-0.5Cu. In this paper, dynamic reliability analysis using Finite Element Analysis (FEA) is carried out to assess the factors affecting flip chip in drop simulation. The design parameters are size and thickness of chip, and size, pitch and array of solder ball with composition of Sn1.0Ag0.5Cu. The board systems by JEDEC standard including 15 chips, solder balls and PCB are modeled with various design parameter combinations, and through these simulations, maximum yield stress and strain at each chip are shown at the solder balls. It is found that larger chip size, smaller chip array, smaller ball diameter, larger pitch, and larger chip thickness have bad effect on maximum yield stress and strain at solder ball of each chip.

• Journal of the Korea Society for Simulation
• /
• v.26 no.1
• /
• pp.69-75
• /
• 2017

An MCP(Multi-chip Package) is a package consisting of several chips. Since several chips are stacked on the same substrate, multiple assembly steps are required to make an MCP. The characteristics of the chips in the MCP are dependent on the layer sequence. In the MCP manufacturing process, it is very essential to carefully consider the layer sequence in scheduling to achieve the intended throughput as well as the WIP balance. In this paper, we propose a scheduling methodology considering the layer sequence constraint.

• Journal of the Semiconductor & Display Technology
• /
• v.1 no.1
• /
• pp.29-33
• /
• 2002

In the flip-chip process, the problem like electric defect or fatigue crack caused by the difference of CTE, between chip and substrate board had occurred. Underfill of flip chip to overcome this defects is noticed as important work developing in whole reliability of chip by protecting the chip against the external shock. In this paper, we introduce the underfill methods using mold and plunge and improvement of process and reliability, and the advantage which can be taken from embodiment of device.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.29 no.1
• /
• pp.1-8
• /
• 2015

To produce the white light, there are a single chip method using the blue light and phosphor coating, a multi chip method by mixing R, G, B light.. Multi chip method is proper for the smart lighting system by controling color and color temperature. And color rendering of single chip LED is good by even spectral distribution. To apply application technic like smart light system, this paper analyzed the properties of single chip LED and RGB multi chip LED, and implemented the 2 part subject evaluation for single chip LED and RGB multi chip LED. The first part is comparison of properties for single chip LED and RGB multi chip and second part is color appearance evaluation of 8 colors in each lighting environment.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.4
• /
• pp.203-211
• /
• 2013

UHF RFID tag designers usually ndde the chip impedance and read power sensitivity value obtained when a tag chip is mounted on a chip pad. The chip impedance, however, is not able to be supplied by chip manufacturer, since the chip impedance is varied according to tag designs and fabrication processes. Instead, the chip makers mostly supply the chip impedances measured on the bare dies. This study proposes a chip impedance and read power sensitivity evaluation method which requires a few simple auxiliary and some RF measuring equipment. As it is impractical to measure the chip impedance directly at mounted chip terminals, some form test fixture is employed and the effect of the fixture is modeled and de-embeded to determine the chip impedance and the read power sensitivity. Validity and accuracy of the proposed de-embed method are examined by using commercial RFID tag chips as well as a capacitor and a resistor the value of which are known.

• 한국생물공학회:학술대회논문집
• /
• 2005.04a
• /
• pp.47-47
• /
• 2005

There are many different surface technologies currently applied for preparation of protein chips. However, it requires innovative surface chemistry for capture proteins to be immobilized on chip surface keeping their conformation and activity intact and their orientation right, while they bind tightly and densely in a given array spot. Proteogen has developed 'ProteoChip BP' coated with novel proprietary linker molecules $(ProLinker^{TM})$ for efficient and robust immobilizations of capture proteins by improving surface properties of molecular captures. It was demonstrated that $ProLinker^{TM}$ gave the best surface performance in preparation of protein microarray chip base plates among others currently available on the market. In particular, the $ProLinker^{TM}-based$ surface chemistry has demonstrated to provide excellent performance in preparation of 'Antibody Chip' for analysis of biomarkers as well as proteome expression profiles. The linker molecule has also shown to be well applicable for development of biosensors and micro-beads as well as protein microarray and nano-array. ProteoChip BP can be used either for preparation of high-density array by using a microarrayer or for preparation of 'Well-on-a-Chip' with low density array, which is better applicable for quantitative analysis of biomarkers or protein-protein interactions. The biomarker assay can be performed either by direct or sandwich methods of fluorescence immunoassay. Application of ProteoChip BP has been well demonstrated by the extensive studies of 1) tumor-marker assays, 2) new drug screening by using 'Integrin Chip' and 3) protein expression profile analysis. Some of experimental results will be presented.

• 제어로봇시스템학회:학술대회논문집
• /
• 2005.06a
• /
• pp.838-841
• /
• 2005

DNA Chip is able to show DNA-Data that includes diseases of sample to User by using complementary characters of DNA. So this paper studied Neural Network algorithm for Image data processing of DNA-chip. DNA chip outputs image data of colors and intensities of lights when some sample DNA is putted on DNA-chip, and we can classify pattern of these image data on user pc environment through artificial neural network and some of image processing algorithms. Ultimate aim is developing of pattern classifying algorithm, simulating this algorithm and so getting information of one's diseases through applying this algorithm. Namely, this paper study artificial neural network algorithm for classifying pattern of image data that is obtained from DNA-chip. And, by using histogram, gradient edge, ANN and learning algorithm, we can analyze and classifying pattern of this DNA-chip image data. so we are able to monitor, and simulating this algorithm.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2003.06a
• /
• pp.577-580
• /
• 2003

Stress state of chip formation zone is one of the main problems in metal cutting mechanics. In two-dimensional case this process is usually considered as consistent shears of work material along single of several shear surfaces. separating chip from workpiece. These shear planes are assumed to be trajectories of maximum shear stress forming corresponding slip-line field. This paper suggests new approach to the constriction of slip-line field, which Implies uniform compression in chip formation zone. On the base of given model it has been found that imaginary shear line in orthogonal cutting is close to the trajectory of maximum normal stress and the problem about its determination have been considered. It has been shown that there is a second central slip-line field inside chip, which corresponds well to experimental data about stress distribution on tool rake face and tool-chip contact length. The suggested model could be useful in solution of various problems of machining.

• Journal of the Korean Society for Precision Engineering
• /
• v.10 no.4
• /
• pp.206-215
• /
• 1993

The finite element method is applied to analyze the mechanism of metal cutting, especially micro metal cutting. This paper introduces some effects, such as constitutive deformation laws of workpiece material, friction of tool-chip contact interfaces, tool rake angle and also simulate the cutting process, chip formation and geometry, tool-chip contact, reaction force of tool. Under the usual plane strain assumption, quasi-static analysis were performed with variation of tool-chip interface friction coefficients and tool rake angles. In this analysis, cutting speed, cutting depth set to 8m/sec, 0.02mm, respectively. Some cutting parameters are affected to cutting force, plastic deformation of chip, shear plane angle, chip thickness and tool-chip contact length and reaction forces on tool. Several aspects of the metal cutting process predicted by the finite element analysis provide information about tool shape design and optimal cutting conditions.

• The Magazine of the IEIE
• /
• v.29 no.3
• /
• pp.41-48
• /
• 2002

This paper presents a basic concept of lab-on-a-chip systems and their advantages in chemical and biological analyses. In addition, magnetic bead-based immunoassay on a microfluidic system is also presented as a typical example of lab-on-chip systems. Rapid and low volume immunoassays have been successfully achieved on the demonstrated lab-on-a-chip using magnetic beads, which are used as both immobilization surfaces and bio-molecule carriers. Total time required for an immunoassay was less than 20 minutes including sample incubation time, and sample volume wasted was less than $50{\mu}l$ during five repeated assays. Lab-on-a-chip is becoming a revolutionary tool for many different applications in chemical and biological analysis due to its fascinating advantages (fast and low cost) over conventional chemical or biological laboratories. Furthermore, simplicity of lab-on-a-chip systems will enable self-testing capability for patients or health consumers overcoming space limitation.