• 제목/요약/키워드: Multiple Block Output Function

검색결과 11건 처리시간 0.037초

Block-Ordered Layered Detector for MIMO-STBC Using Joint Eigen-Beamformers and Ad-Hoc Power Discrimination Scheme

  • Lee Won-Cheol
    • Journal of Communications and Networks
    • /
    • 제8권3호
    • /
    • pp.275-285
    • /
    • 2006
  • Suitable for multi-input multi-output (MIMO) communications, the joint beamforming space-time block coding (JBSTBC) scheme is proposed for high-speed downlink transmission. The major functionality of the scheme entails space-time block encoder and joint transmit and receive eigen-beamformer (EBF) incorporating with block-ordered layered decoder (BOLD), and its operating principle is described in this paper. Within these functionalities, the joint EBFs will be utilized for decorrelating fading channels to cause an enhancement in the spatial diversity gain. Furthermore, to fortify the capability of layered successive interference cancellation (LSIC) in block-ordered layered decoding process, this paper will develop a simple ad-hoc transmit power discrimination scheme (TPDS) based on a particular power discrimination function (PDF). To confirm the superior behavior of the proposed JBSTBC scheme employing ad-hoc TPDS, computer simulations will be conducted under various channel conditions with the provision of detailed mathematical derivations for clarifying its functionality.

키유도함수의 통계적 난수성 평가 방법 (A Method of Statistical Randomness Test for Key Derivation Functions)

  • 강주성;이옥연;염지선;조진웅
    • 정보처리학회논문지C
    • /
    • 제17C권1호
    • /
    • pp.47-60
    • /
    • 2010
  • 암호시스템에 사용되는 알고리즘의 기본적인 안전성 평가 항목은 난수성이다. 미국의 표준기술원 NIST는 차세대 암호알고리즘 AES를 선정하는 과정에서 블록암호의 난수성을 통계적으로 평가할 수 있는 패키지를 제안하였다. 이 패키지는 입출력 길이가 동일한 함수인 블록암호에 적합하도록 구성되어 있으므로 대부분 확장된 출력 길이를 갖는 키유도함수의 난수성 평가에 그대로 적용하는 것은 무리가 있다. 본 논문에서는 입력 길이보다 확장된 다중 블록을 출력하는 대표적인 암호 구성 요소인 키유도함수에 적합한 통계적 난수성 평가 방법으로 NIST의 방식을 개선한 것을 제안한다. 그리고 제안된 방법에 의하여 3GSM과 NIST에서 표준으로 권고하고 있는 키유도함수에 대한 통계적 난수성 평가결과를 제시한다.

SHA-3과 SHAKE256 알고리듬을 지원하는 해쉬 프로세서의 하드웨어 설계 (Efficient Hardware Design of Hash Processor Supporting SHA-3 and SHAKE256 Algorithms)

  • 최병윤
    • 한국정보통신학회논문지
    • /
    • 제21권6호
    • /
    • pp.1075-1082
    • /
    • 2017
  • 본 논문에서는 새로운 해쉬 알고리듬인 SHA-3과 출력 길이 확장함수인 SHAKE256을 구현하는 해쉬 프로세서를 설계하였다. 해쉬 프로세서는 성능을 극대화하기 위해 Padder 블록, 라운드 코어 블록, 출력 블록이 블록 단계에서 파이프라인 구조로 동작한다. Padder 블록은 가변길이의 입력을 여러 개의 블록으로 만들고, 라운드 코어 블록은 on-the-fly 라운드 상수 생성기를 사용하여 SHA-3와 SHAKE256에 대응하는 해쉬 및 출력 확장 결과를 생성하며, 출력 블록은 결과 값을 호스트로 전달하는 기능을 수행한다. 해쉬 프로세서는 Xilinx Virtex-5 FPGA에서 최대 동작 속도는 220 MHz이며, SHA3-512의 경우 5.28 Gbps의 처리율을 갖는다. 프로세서는 SHA-3 와 SHAKE-256 알고리듬을 지원하므로 무결성, 키 생성, 난수 생성 등의 암호 분야에 응용이 가능하다.

Analytical Approximation Algorithm for the Inverse of the Power of the Incomplete Gamma Function Based on Extreme Value Theory

  • Wu, Shanshan;Hu, Guobing;Yang, Li;Gu, Bin
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제15권12호
    • /
    • pp.4567-4583
    • /
    • 2021
  • This study proposes an analytical approximation algorithm based on extreme value theory (EVT) for the inverse of the power of the incomplete Gamma function. First, the Gumbel function is used to approximate the power of the incomplete Gamma function, and the corresponding inverse problem is transformed into the inversion of an exponential function. Then, using the tail equivalence theorem, the normalized coefficient of the general Weibull distribution function is employed to replace the normalized coefficient of the random variable following a Gamma distribution, and the approximate closed form solution is obtained. The effects of equation parameters on the algorithm performance are evaluated through simulation analysis under various conditions, and the performance of this algorithm is compared to those of the Newton iterative algorithm and other existing approximate analytical algorithms. The proposed algorithm exhibits good approximation performance under appropriate parameter settings. Finally, the performance of this method is evaluated by calculating the thresholds of space-time block coding and space-frequency block coding pattern recognition in multiple-input and multiple-output orthogonal frequency division multiplexing. The analytical approximation method can be applied to other related situations involving the maximum statistics of independent and identically distributed random variables following Gamma distributions.

Improved Design Criterion for Space-Frequency Trellis Codes over MIMO-OFDM Systems

  • Liu, Shou-Yin;Chong, Jong-Wha
    • ETRI Journal
    • /
    • 제26권6호
    • /
    • pp.622-634
    • /
    • 2004
  • In this paper, we discuss the design problem and the robustness of space-frequency trellis codes (SFTCs) for multiple input multiple output, orthogonal frequency division multiplexing (MIMO-OFDM) systems. We find that the channel constructed by the consecutive subcarriers of an OFDM block is a correlated fading channel with the regular correlation function of the number and time delay of the multipaths. By introducing the first-order auto-regressive model, we decompose the correlated fading channel into two independent components: a slow fading channel and a fast fading channel. Therefore, the design problem of SFTCs is converted into the joint design in both slow fading and fast fading channels. We present an improved design criterion for SFTCs. We also show that the SFTCs designed according to our criterion are robust against the multipath time delays. Simulation results are provided to confirm our theoretic analysis.

  • PDF

Reducing PAPR of SC-FDMA Signals through Simple Amplitude Predistortion

  • Xia, Yujie;Ji, Jinwei
    • ETRI Journal
    • /
    • 제37권5호
    • /
    • pp.922-928
    • /
    • 2015
  • A novel peak-to-average power ratio (PAPR) reduction method is proposed for single-carrier frequency-division multiple access (SC-FDMA) signals. The proposed method deliberately distorts the amplitude values of a few of the complex modulated symbols that cause peaks beyond a predetermined threshold in the samples of the output signal. The method then marks the location indices of the distorted symbols by using a pilot block at the transmitter without transmitting side information. At the receiver, the method is then able to recover the distorted amplitude values through the marked location indices. Computer simulation results show that when compared to conventional SC-FDMA signals, the proposed scheme can effectively reduce the PAPR of SC-FDMA signals with asymptotically consistent bit error rate (BER) performance.

왕복동 압축기의 소음 및 진동 기여도 분석 (Coherence Analysis of Noise and Vibration For Reciprocating Compressor)

  • 이대성;황원걸;이유엽;임형은
    • 한국소음진동공학회:학술대회논문집
    • /
    • 한국소음진동공학회 2002년도 추계학술대회논문집
    • /
    • pp.875-880
    • /
    • 2002
  • It is necessary to determine the vibration source and its transmission paths in order to develop a low-noise compressor. Through the use of multiple-input/single-output(MISO) mode1, the transmission paths of vibration within a reciprocating compressor have been investigated. In order to identify the transmission path, we measure the accelerations of the block and transverse vibrations of the line discharge tube. As outputs, vibrations of compressor shell were measured at three positions; cylinder head, one near the suction line, and the top of upper shell. The partial coherence function and transfer function are obtained ken the measured data, and the results are observed in order to determine vibration source and its influence on the shell vibration.

  • PDF

가변 주파수 변환을 위한 시간 영역 다중채널 신호처리 알고리즘 (Time Domain Multiple-channel Signal Processing Method for Converting the Variable Frequency Band)

  • 유재호;김현수;이규하;이정섭;정재학
    • 한국통신학회논문지
    • /
    • 제35권1A호
    • /
    • pp.71-79
    • /
    • 2010
  • 다중채널 신호처리 알고리즘은 사용 주파수 대역의 가변성, 효율적인 전송전력 할당, 서로 다른 전송률과 대역을 요구하는 서비스 형태를 충족시키기 위한 가변 주파수 대역 변환을 요구한다. 본 논문에서는 다중채널 반송파 신호의 가변 주파수 대역 변환을 위해 시간 영역의 윈도우 함수와 DFT(Discrete Fourier Transform)를 이용한 다중채널 신호처리 알고리즘을 제안한다. 제안한 알고리즘은 기존의 주파수 영역에서 대역통과 신호처리를 하는 다중채널 신호처리 알고리즘과 달리, 시간 영역에서 윈도우 함수를 사용한 블록 신호처리를 하기 때문에 기존의 주파수 영역에서 신호처리 방식보다 연산이 간단하며 효율적인 주파수 변환을 할 수 있다. 전산모의 실험을 통해 제안한 알고리즘의 출력신호 복원과 가변 주파수 대역 변환이 효율적으로 이루어지는 것을 보였다.

Performance Analysis of Dual-Hop Cooperative Transmission with Best Relay Selection in a Rayleigh Fading Channel

  • Nessa, Ahasanun;Lee, Woo-Yong;Kim, Yong-Sun;Kwak, Kyung-Sup
    • 한국통신학회논문지
    • /
    • 제34권7A호
    • /
    • pp.530-539
    • /
    • 2009
  • Wireless Relaying is a promising solutions to overcome the channel impairments and provides high data rate coverage that appear for beyond 3G mobile communications. In this paper we present end to end BER performance of dual hop wireless communication systems equipped with multiple Decode and Forward relays over Rayleigh fading channel with the best relay selection. We compare the BER performance of the best relay with the BER performance of single relay. We select the best relay based on the end to end channel conditions. We further calculate the outage probability of the best relay. It is shown that the outage probability of the best relay is equivalent to the outage probability when all relays take part in the transmission. We apply Orthogonal Space Time Block coding(OSTBC) at the source terminal. Numerical and simulation results are presented to verify our analysis.

FPGA Based Robust Open Transistor Fault Diagnosis and Fault Tolerant Sliding Mode Control of Five-Phase PM Motor Drives

  • Salehifar, Mehdi;Arashloo, Ramin Salehi;Eguilaz, Manuel Moreno;Sala, Vicent
    • Journal of Power Electronics
    • /
    • 제15권1호
    • /
    • pp.131-145
    • /
    • 2015
  • The voltage-source inverters (VSI) supplying a motor drive are prone to open transistor faults. To address this issue in fault-tolerant drives applicable to electric vehicles, a new open transistor fault diagnosis (FD) method is presented in this paper. According to the proposed method, in order to define the FD index, the phase angle of the converter output current is estimated by a simple trigonometric function. The proposed FD method is adaptable, simple, capable of detecting multiple open switch faults and robust to load operational variations. Keeping the FD in mind as a mandatory part of the fault tolerant control algorithm, the FD block is applied to a five-phase converter supplying a multiphase fault-tolerant PM motor drive with non-sinusoidal unbalanced current waveforms. To investigate the performance of the FD technique, the fault-tolerant sliding mode control (SMC) of a five-phase brushless direct current (BLDC) motor is developed in this paper with the embedded FD block. Once the theory is explained, experimental waveforms are obtained from a five-phase BLDC motor to show the effectiveness of the proposed FD method. The FD algorithm is implemented on a field programmable gate array (FPGA).