• Title/Summary/Keyword: Multimedia processor

Search Result 237, Processing Time 0.021 seconds

Implementation and Performance Analysis of H.264/AVC Decoder System for Mobile Digital Broadcasting (이동형 디지털 방송을 위한 H.264/AVC 디코더 시스템의 구현 및 성능 분석)

  • Jung, Jin-Won;Song, Yong-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.10
    • /
    • pp.38-48
    • /
    • 2007
  • The increasing demand on the use of multimedia video contents drives more mobile embedded systems to incorporate H.264/AVC decoding capability. An H.264/AVC decoder often requires high computation bandwidth during its decoding phase. Depending upon processor computation capability and multimedia contents complexity, the decoder can be implemented either in hardware or software. However, without a thorough analysis on the Performance and resource requirements, it is difficult to choose a cost-effective methodology of implementing this codec. This paper presents both hardware and software implementation of H.264/AVC decoding subsystem in mobile embedded systems, and quantitatively analyses the performance and resource requirements. It also shows the methodology to identify performance bottleneck in Linux-based mobile embedded systems, which is in turn used to select feasible and efficient implementation methodology.

A Design of an OLED/TFT LCD controller based on Embedded System (임베디드 시스템 기반의 OLED/TFT LCD 컨트롤러 설계)

  • Cho, Young-Sung;Shin, Kyung-Wook;Lee, Yong-Hwan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.1
    • /
    • pp.1030-1033
    • /
    • 2005
  • Today's most equipments that contain embedded system only support simple menus and background graphics. However, as the embedded system is applied for much more various fields and the user's needs for graphical interface become higher, the support for multimedia and moving pictures became an important criterion to evaluate the performance of a equipment. Because the present embedded system uses software to construct display environment, it is difficult to meet the bandwidth for multimedia contents and moving pictures. Using software for graphic also lowers the performance of the main function by overloading the processor. In this paper, we present an OLED/TFT-LCD controller suitable for embedded systems. The architecture we propose is described in HDL and the performance is evaluated in comparison with the existing embedded systems.

  • PDF

Design of Security Method for Network Rendering of Augmented Reality Object (홀로그램 용 증강현실 객체의 네트워크 랜더링을 위한 보안 기법 설계)

  • Kim, Seoksoo;Kim, Donghyun
    • Journal of Convergence for Information Technology
    • /
    • v.9 no.1
    • /
    • pp.92-98
    • /
    • 2019
  • Due to the development of hologram display technology, various studies are being conducted to provide realistic contents for augmented reality. In the case of the HMD for hologram, since augmented reality objects must be rendered by a small processor, it is necessary to use a low-capacity content. To solve this problem, there is a need for a technique of rendering resources by providing resources through a network. In the case of the existing augmented reality system, there is no problem of contents modulation because the resources are loaded and rendered in the internal storage space. However, when providing resources through the network, security problems such as content tampering and malicious code insertion should be considered. Therefore, in this paper, we propose a network rendering technique applying security techniques to provide augmented reality contents in a holographic HMD device.

Design and Implementation of a Smart Signage System based on the Internet of Things(IoT) for Elevators

  • Ryu, Hyunmi;Lee, Guisun;Park, Sunggon;Cho, Sungguk;Jeon, Byungkook
    • International journal of advanced smart convergence
    • /
    • v.8 no.3
    • /
    • pp.184-192
    • /
    • 2019
  • The existing digital signage systems inside the elevators are a lack of tailored contents appropriate to the space and environment inside or outside the elevators. Also, they almost impossible to flexibly respond to various contents disclosure according to the demand of the consumers or the elevator markets. Therefore we design and implement an IoT(Internet of Things)-based smart digital signage system for the safety of elevator passengers.. In order to provide IoT-based information to the smart digital signage within the elevator, we propose an IoT system as a set-top box with gyroscope sensor, acceleration sensor, RFID(Radio-Frequency Identification), fine dust sensor, etc., which processes various data collected by the sensors and provides the elevator passengers with various tailored contents such as elevator driving information, environmental information inside and outside the elevator, and disaster information in addition to simple advertisement information. The proposed IoT system is a set-top box that operates the smart digital signage and has an independent information control processor based on the IoT sensors that do not depend on the elevator control system. For the proposed smart digital signage, it supports an operating system that is independent of the elevator driving service as well as the media service. So the smart signage system has a characteristic that it does not depend on the elevator control system since it is a stand-along IoT-based information control system. With the proposed system providing intuitive content for the surge, steep descent, and radical movements of an elevator due to an emergency situation, the elevator passengers should be able to recognize the situation quickly and respond accordingly. In the near future, the proposed system will expand the market of digital signage applied in conjunction with the development of contents in the disaster, safety and environment fields, and expect expected to revitalize related industries associated with signage.

A Performance Analysis of Embedded Systems adapting Data Prefetching (데이터 선인출을 채용한 임베디드 시스템의 성능 분석)

  • Moon, Hyun-Ju;Yoo, Hyun-Bae
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.1
    • /
    • pp.148-155
    • /
    • 2006
  • Portable embedded systems which mainly handle multimedia applications involve the problem that frequent accesses to fetch data from memory make running time increased. To cope with the problem, embedded processors have adopted data prefetching schemes. From a power point of view, which is a main performance indicator of embedded systems, this paper analyzed to investigate how data prefetching schemes influence on system's performance. To solve the problem, we proposed a power-consumption analysis model of a memory system with data prefetching scheme and measured the power dissipated during running application programs. As a result data prefetching schemes have application program's running time reduced but have system's power increased. Also we proposed a performance analysis model considering execution time and power consumption for embedded system with data prefetching schemes.

An Advanced Coding for Video Streaming System: Hardware and Software Video Coding

  • Le, Tuan Thanh;Ryu, Eun-Seok
    • Journal of Internet Computing and Services
    • /
    • v.21 no.4
    • /
    • pp.51-57
    • /
    • 2020
  • Currently, High-efficient video coding (HEVC) has become the most promising video coding technology. However, the implementation of HEVC in video streaming systems is restricted by factors such as cost, design complexity, and compatibility with existing systems. While HEVC is considering deploying to various systems with different reached methods, H264/AVC can be one of the best choices for current video streaming systems. This paper presents an adaptive method for manipulating video streams using video coding on an integrated circuit (IC) designed with a private network processor. The proposed system allows to transfer multimedia data from cameras or other video sources to client. For this work, a series of video or audio packages from the video source are forwarded to the designed IC via HDMI cable, called Tx transmitter. The Tx processes input data into a real-time stream using its own protocol according to the Real-Time Transmission Protocol for both video and audio, then Tx transmits output packages to the video client though internet. The client includes hardware or software video/audio decoders to decode the received packages. Tx uses H264/AVC or HEVC video coding to encode video data, and its audio coding is PCM format. By handling the message exchanges between Tx and the client, the transmitted session can be set up quickly. Output results show that transmission's throughput can be achieved about 50 Mbps with approximately 80 msec latency.

Improved Disparity Map Computation on Stereoscopic Streaming Video with Multi-core Parallel Implementation

  • Kim, Cheong Ghil;Choi, Yong Soo
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.9 no.2
    • /
    • pp.728-741
    • /
    • 2015
  • Stereo vision has become an important technical issue in the field of 3D imaging, machine vision, robotics, image analysis, and so on. The depth map extraction from stereo video is a key technology of stereoscopic 3D video requiring stereo correspondence algorithms. This is the matching process of the similarity measure for each disparity value, followed by an aggregation and optimization step. Since it requires a lot of computational power, there are significant speed-performance advantages when exploiting parallel processing available on processors. In this situation, multi-core CPU may allow many parallel programming technologies to be realized in users computing devices. This paper proposes parallel implementations for calculating disparity map using a shared memory programming and exploiting the streaming SIMD extension technology. By doing so, we can take advantage both of the hardware and software features of multi-core processor. For the performance evaluation, we implemented a parallel SAD algorithm with OpenMP and SSE2. Their processing speeds are compared with non parallel version on stereoscopic streaming video. The experimental results show that both technologies have a significant effect on the performance and achieve great improvements on processing speed.

Style Control of Structured Documents using DSSSL

  • Lee, Kyong-Ho;Lee, Jin-Ho;Choy, Yoon-Chul
    • Proceedings of the Korea Database Society Conference
    • /
    • 1997.10a
    • /
    • pp.455-462
    • /
    • 1997
  • SGML(Standard Generalized Markup Language) is the ISO standard fer describing the logical structure of documents and is also adopted as the CALS standard for document description. Since then, there have been growing interests in SGML application in a variety of fields. However because SGML doesn't provide a standard method for describing various processing informations, ie, formatting and transformation, most applications have applied methods that are system dependent. Recently, ISO defined DSSSL(Document Style Semantics and Specification Language) as a standard mechanism to specify the formatting, transformation and retrieval of structured documents. Therefore, in this paper, we present a DSSSL processing system far style control of structured documents such as SGML documents. The system processes DSSSL style sheet that describes layout of documents and browses the result of its application to a SGML document. We have conducted tests on a lot of SGML documents and DSSSL style sheets successfully. Now, we are developing the SGML document management system that supports creation, editing, storage and retrieval of SGML document based upon the DSSSL processor and the SGML parser which we have developed.

  • PDF

Comprehensive Investigations on QUEST: a Novel QoS-Enhanced Stochastic Packet Scheduler for Intelligent LTE Routers

  • Paul, Suman;Pandit, Malay Kumar
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.12 no.2
    • /
    • pp.579-603
    • /
    • 2018
  • In this paper we propose a QoS-enhanced intelligent stochastic optimal fair real-time packet scheduler, QUEST, for 4G LTE traffic in routers. The objective of this research is to maximize the system QoS subject to the constraint that the processor utilization is kept nearly at 100 percent. The QUEST has following unique advantages. First, it solves the challenging problem of starvation for low priority process - buffered streaming video and TCP based; second, it solves the major bottleneck of the scheduler Earliest Deadline First's failure at heavy loads. Finally, QUEST offers the benefit of arbitrarily pre-programming the process utilization ratio.Three classes of multimedia 4G LTE QCI traffic, conversational voice, live streaming video, buffered streaming video and TCP based applications have been considered. We analyse two most important QoS metrics, packet loss rate (PLR) and mean waiting time. All claims are supported by discrete event and Monte Carlo simulations. The simulation results show that the QUEST scheduler outperforms current state-of-the-art benchmark schedulers. The proposed scheduler offers 37 percent improvement in PLR and 23 percent improvement in mean waiting time over the best competing current scheduler Accuracy-aware EDF.

8K Programmable Multimedia Platform based on SRP (SRP 를 기반으로 하는 8K 프로그래머블 멀티미디어 플랫폼)

  • Lee, Wonchang;Kim, Minsoo;Song, Joonho;Kim, Jeahyun;Lee, Shihwa
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2014.06a
    • /
    • pp.163-165
    • /
    • 2014
  • In this paper, we propose a world's first programmable video processing platform for video quality enhancement of 8K ($7680{\times}4320$) UHD (Ultra High Definition) TV at 60 frames per second. To support huge computation and memory bandwidth of video quality enhancement for 8K resolution, the proposed platform has unique features like symmetric multi-cluster architecture for data partitioning, ring data-path between clusters to support data pipelining, on-the-fly processing architecture to reduce DDR bandwidth, flexible hardware to accelerating common kernel in video enhancement algorithms. In addition to those features, general programmability of SRP (Samsung reconfigurable processor) as main core of the proposed platform makes it possible to upgrade continuously video enhancement algorithm even after the platform is fixed. This ability is very important because algorithms for 8K DTV is under development. The proposed sub-system has been embedded into SoC (System on Chip) and new 8K UHD TV using the programmable SoC is expected at CES2015 for the first time in the world.

  • PDF