• 제어로봇시스템학회논문지
• /
• 제13권9호
• /
• pp.856-860
• /
• 2007

This paper presents a robust tracking controller design method for the track-following system of an optical recording device. A tracking loop gain adjustment algorithm is introduced to accurately estimate the tracking vibration quantity in spite of the uncertainties of the tracking actuator. A minimum tracking open-loop gain is calculated by the estimated tracking vibration quantity and a tolerable limit of tracking error. A robust tracking controller is designed by considering a robust $H_\infty$ control problem with the weighting function of a slightly larger gain than the minimum tracking open-loop gain. The proposed controller design method is applied to the track-following system of an optical recording device and is evaluated through the experimental result.

• 한국소음진동공학회논문집
• /
• 제15권5호
• /
• pp.578-585
• /
• 2005

In this paper, we present a schematic method estimating the tracking vibration quantity occurring in the track-following system of an optical recording device. A tracking loop gain adjustment algorithm is introduced to estimate accurately the tracking vibration quantity in spite of the uncertainties of the tracking actuator, Accordingly, the tracking vibration quantity can be estimated from the tracking error, the controller output, the nominal actuator model, and a compensated gain. An optimal tracking controller can be designed from a minimum tracking open-loop gain calculated by the estimated tracking vibration quantity The proposed vibration quantity estimation and controller design method are applied to the track-following system of an optical recording device and are evaluated through the experimental result.

• 한국소음진동공학회논문집
• /
• 제17권9호
• /
• pp.805-812
• /
• 2007

This paper present a robust controller design method based on the estimation of velocity disturbance to construct a robust fine seek control system. A loop gain adjustment algorithm is introduced to accurately estimate the velocity disturbance in spite of the uncertainties of fine actuator. A weighting function is optimally selected from a minimum fine seek open-loop gain, calculated by estimating the velocity disturbance. A robust fine seek controller is designed by considering a robust $H_{\infty}$ control problem using the weighting function. The proposed controller design method is applied to the fine seek control system of a DVD rewritable drive and is evaluated through the experimental results.

• International Journal of Control, Automation, and Systems
• /
• 제5권3호
• /
• pp.243-250
• /
• 2007

This paper presents a systematic method of estimating a velocity disturbance occurring in the fine seek control system of an optical disk drive. A fine seek loop gain adjustment algorithm is introduced to accurately estimate the velocity disturbance in spite of the uncertainties of the fine actuator. The velocity disturbance can be estimated from a measurable velocity, a fine seek controller output, and a compensated fine actuator model. A robust fine seek controller can be designed by considering a minimum fine seek open-loop gain, calculated by the estimated velocity disturbance. The proposed controller design method is applied to the fine seek control system of a DVD rewritable drive and is evaluated through the experimental results.

• 센서학회지
• /
• 제33권1호
• /
• pp.12-17
• /
• 2024

Floating inverter amplifiers (FIAs) have recently garnered considerable attention owing to their high energy efficiency and inherent resilience to input common-mode voltages and process-voltage-temperature variations. Since the voltage gain of a simple FIA is low, it is typically cascaded or cascoded to achieve a higher voltage gain. However, cascading poses stability concerns in closed-loop applications, while cascoding limits the output swing. This study introduces a gain-enhanced FIA that features cross-coupled body biasing. Through simulations, it is demonstrated that the proposed FIA designed using a 28-nm complementary metal-oxide-semiconductor technology with a 1-V power supply can achieve a high voltage gain (> 90 dB) suitable for dynamic open-loop applications. The proposed FIA can also be used as a closed-loop amplifier by adjusting the amount of positive feedback due to the cross-coupled body biasing. The capability of achieving a high gain with minimum-length devices makes the proposed FIA a promising candidate for low-power, high-speed sensor interface systems.

• 한국소음진동공학회논문집
• /
• 제20권3호
• /
• pp.279-286
• /
• 2010

In this paper, we provide a robust track-following controller design method for the stable coarse seek control. Due to the inaccurate velocity control during a coarse seek, the shake of fine actuator is generated and thus a gain-up track-following control is required to complete stably the coarse seek. To this end, a loop gain adjustment algorithm is introduced to estimate accurately the shake of fine actuator. A weighting function can be properly selected from a minimum tracking gain-up open-loop gain, calculated from the estimated shake quantity of fine actuator. A robust tracking gain-up controller is designed by considering a robust $H_{\infty}$ control problem using the weighting function. The proposed design method is applied to the coarse seek control system of an optical rewritable drive and is evaluated through the experimental results.

• 제어로봇시스템학회논문지
• /
• 제15권10호
• /
• pp.988-993
• /
• 2009

In this paper, we deal with a tracking gain-up controller design problem to control effectively the shake of tracking actuator after a track seek. A minimum tracking gain-up open-loop gain can be calculated by estimating the shake of tracking actuator and a desired transient specification is considered to diminish effectively the shake of actuator. A tracking gain-up controller is designed by considering a robust $H_{\infty}$ control problem with a regional stability constraint. The proposed tracking gain-up controller design method is applied to the track-following system of a DVD recording device and is evaluated through the experimental results.

• 디지털산업정보학회논문지
• /
• 제20권2호
• /
• pp.63-74
• /
• 2024

This Paper presents a resistive wideband fully differential low-noise amplifier (LNA) designed using a noise-cancellation technique for TV tuner applications. The front-end of the LNA employs a cascode common-gate (CG) configuration, and cross-coupled local feedback is employed between the CG and common-source (CS) stages. The moderate gain at the source of the cascode transistor in the CS stage is utilized to boost the transconductance of the cascode CG stage. This produces higher gain and lower noise figure (NF) than a conventional LNA with inductor. The NF can be further optimized by adjusting the local open-loop gain, thereby distributing the power consumption among the transistors and resistors. Finally, an optimized DC gain is obtained by designing the output resistive network. The proposed LNA, designed in SK Hynix 180 nm CMOS, exhibits improved linearity with a voltage gain of 10.7 dB, and minimum NF of 1.6-1.9 dB over a signal bandwidth of 40 MHz to 1 GHz.

• 한국전자파학회논문지
• /
• 제21권5호
• /
• pp.475-485
• /
• 2010

본 논문에서는 여파기와 안테나 기능을 동시에 수행할 수 있는 새로운 개념의 마이크로스트립 공진기를 제안하고자 한다. 제안한 구조는 바깥쪽 링, 안쪽 링, 원형 패치, 그리고 3개의 포트로 이루어져 있다. 제안하는 구조가 여파기와 안테나로 동작하는 주파수는 각각 주로 안쪽 링과 원형 패치의 반지름에 의해 결정된다. 측정 결과를 통해 마이크로스트립 공진기가 여파기로 동작할 경우 공진 주파수는 0.69 GHz에서 3 dB 대역폭 15.1 %에 삽입 손실이 -1.4 dB의 특성을 보였다. 이 때, 통과 대역 아래 부분에 전달 영점은 0.52 GHz에, 윗부분의 전달 영점은 1.14 GHz와 2.22 GHz에 위치하였다. 위쪽 저지 대역에서 바깥쪽 링의 스터브에 의한 교차 결합(cross coupling)과 안쪽 링에 의해 각각 1개의 전달 영점이 형성된다. 원형 패치는 이중 모드(dual-mode) 특성을 형성하며, 또 다른 전달 영점을 유도한다. 제안한 구조가 안테나로 동작하는 주파수는 2.7 GHz이고, 이득은 3.8 dBi 였다. 여파기와 안테나의 공진 주파수에서 격리도 특성(isolation)이 각각 -25 dB 이하의 좋은 특성을 나타내었다.

• 대한전자공학회논문지SD
• /
• 제43권12호
• /
• pp.55-64
• /
• 2006

본 설계에서는 무선 랜 등 최첨단 무선 통신 및 고급영상 처리 시스템과 같이 고해상도와 높은 신호처리속도, 저전력 및 소면적을 동시에 요구하는 고성능 집적시스템 응용을 위해 기존의 보정기법을 사용하지 않는 14b 70MS/s 0.13um CMOS A/D 변환기(Analog-to-Digital Converts- ADC)를 제안한다. 제안하는 がU는 중요한 커패시터 열에 인접신호에 덜 민감한 3차원 완전 대칭 구조의 레이아웃 기법으로 소자 부정합에 의한 영향을 최소화하였고, 3단 파이프라인 구조로 고해상도와 높은 신호처리속도와 함께 전력 소모 및 면적을 최적화하였다. 입력 단 SHA 회로에는 Nyquist 입력에서도 14비트 이상의 정확도로 신호를 샘플링하기 위해 게이트-부트스트래핑 (gate-bootstrapping) 회로를 적용함과 동시에 트랜스컨덕턴스 비율을 적절히 조정한 2단 증폭기를 사용하여 14비트에 필요한 높은 DC전압 이득을 얻음과 동시에 충분한 위상 여유를 갖도록 하였으며, 최종 단 6b flash ADC에는 6비트 정확도 구현을 위해 2단 오픈-루프 오프셋 샘플링 기법을 적용하였으며, 기준 전류 및 전압 발생기는 온-칩으로 집적하여 잡음을 최소화하면서 필요시 선택적으로 다른 크기의 기준 전압 값을 외부에서 인가할 수 있도록 하였다. 제안하는 시제품 ADC는 0.13um CMOS 공정으로 요구되는 2.5V 전원 전압 인가를 위해 최소 채널길이는 0.35um를 사용하여 제작되었으며, 측정된 DNL 및 INL은 14비트 해상도에서 각각 0.65LSB, 1.80LSB의 수준을 보이며, 70MS/s의 샘플링 속도에서 최대 SNDR 및 SFDR은 각각 66dB, 81dB를 보여준다. 시제품 ADC의 칩 면적은 $3.3mm^2$이며 전력 소모는 2.5V 전원 전압에서 235mW이다.