• 제목/요약/키워드: Mask Layer

검색결과 269건 처리시간 0.027초

Thin Film Micromachining Using Femtosecond Laser Photo Patterning of Organic Self-assembled Monolayers

  • Chang Won-Seok;Choi Moo-Jin;Kim Jae-Gu;Cho Sung-Hak;Whang Kyung-Hyun
    • International Journal of Precision Engineering and Manufacturing
    • /
    • 제7권1호
    • /
    • pp.13-17
    • /
    • 2006
  • Self-Assembled Monolayers (SAMs) formed by alkanethiol adsorption to thin metal film are widely being investigated for applications as coating layer for anti-stiction or friction reduction and in fabrication of micro structure of molecules and bio molecules. Recently, there have been many researches on micro patterning using the advantages of very thin thickness and etching resistance of Self-Assembled Monolayers in selective etching of thin metal film. In this report, we present the several machining method to form the nanoscale structure by Mask-Less laser patterning using alknanethiolate Self-Assembled Monolayers such as thin metal film etching and heterogeneous SAM structure formation.

AAO 나노패턴을 응용한 실리콘 태양전지의 특성 연구

  • 최재호;이정택;최영하;김근주
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2009년도 추계학술대회 논문집
    • /
    • pp.250-250
    • /
    • 2009
  • The fabricated the nanostructural patterns on the surface of SiN antireflection layer of polycrystalline Si solar cell using anodic aluminum oxide (AAO) masks in an inductively coupled plasma(ICP) etching process. The AAO nanopattern mask has the hole size of about 70~75nm and lattice constant of 100~120nm. The transferred nano-patterns were observed by the scanning electron microscope (SEM). The voltage of patterned Si solar cell enhanced.

  • PDF

PG2CIF의 개발

  • 김응수;이철동;유영욱
    • ETRI Journal
    • /
    • 제7권3호
    • /
    • pp.3-11
    • /
    • 1985
  • CAD tools that has the common data base system are important to design for the VLSI. Each CAD tools are used to design for the VLSI, and to reduce the complexity, man-error, design-time for the IC design. CIF, a layout description language, was proved to be effective in this point. In this article, the program which translates pattern generation data for the mask tooling into CIF data was described. This program has its character in the unification of physical design data base for a design automated CAD system. The output format of CIF data is fitting to the input of the kgraph that is graphic layout editor, and the name of each layer and the output file is extended as a user's option.

  • PDF

단결정 태양전지 응용을 위한 AAO 실리콘 나노패턴 형성에 관한 연구 (Fabrication of Si Nano-Pattern by using AAO for Crystal Solar Cell)

  • 최재호;이정택;김근주
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2009년도 하계학술대회 논문집
    • /
    • pp.419-420
    • /
    • 2009
  • The authors fabricated the nanostructural patterns on the surface of SiN antireflection layer of polycrystalline Si solar cell and the surface of crystalline Si wafer using anodic aluminum oxide (AAO) masks in an inductively coupled plasma(ICP) etching process. The AAO nanopattern mask has the hole size of about 70~80nm and an ave rage lattice constant of 100nm. The transferred nano-patterns were observed by the scanning electron microscope (SEM) and the enhancement of solar cell efficiency will be presented.

  • PDF

새로운 고주파용 MOS 트랜지스터의 시작에 관한 연구 (Study on Experimental Fabrication of a New MOS Transistor for High Speed Device)

  • 성영권;민남기;성만영
    • 전기의세계
    • /
    • 제27권4호
    • /
    • pp.45-51
    • /
    • 1978
  • A new method of realizing the field effect transistor with a sub-.mu. channel width is described. The sub-.mu. channel width is made possible by etching grooves into n$^{+}$ pn$^{[-10]}$ n$^{[-10]}$ structure and using p region at the wall for the channel region of the Metal-Oxide-Semiconductor transistor (MOST), or by diffusing two different types of impurities through the same diffusion mask and using p region at the surface for the channel region of MOST. When the drain voltage is increased at the pn$^{[-10]}$ drainjunction the depletion layer extends into the n$^{[-10]}$ region instead of into p region; this is also the secret of success to realize the sub-.mu. channel width. As the result of the experimental fabrication, a microwave MOST was obtained. The cut-off frequency was calculated to be 15.4 GHz by Linvill's power equation using the measured capacitances and transconductance.

  • PDF

유기 자기조립 단분자막의 레이저 포토 패터닝을 이용한 박막 미세 형상 가공 기술 (Micromachining Thin Film Using Femtosecond Laser Photo Patterning Of Organic Self-Assembled Monolayers.)

  • 최무진;장원석;김재구;조성학;황경현
    • 한국정밀공학회지
    • /
    • 제21권12호
    • /
    • pp.160-166
    • /
    • 2004
  • Self-Assembled Monolayers(SAMs) by alkanethiol adsorption to thin metal film are widely being investigated fer applications as coating layer for anti-stiction or friction reduction and in fabrication of micro structure of molecule and bio molecule. Recently, there have been many researches on micro patterning using the advantages of very thin thickness and etching resistance of Self-Assembled Monolayers in selective etching of thin metal film. In this report, we present the several machining method to form the nanoscale structure by Mask-Less laser patterning using alknanethiolate Self-Assembled Monolayers such as thin metal film etching and heterogeneous SAMs structure formation.

기계화학적 극미세 가공기술을 이용한 PDMS 복제몰딩 공정용 서브마이크로 몰드 제작에 관한 연구 (A Study on the Fabrication of Sub-Micro Mold for PDMS Replica Molding Process by Using Hyperfine Mechanochemical Machining Technique)

  • 윤성원;강충길
    • 한국정밀공학회:학술대회논문집
    • /
    • 한국정밀공학회 2004년도 추계학술대회 논문집
    • /
    • pp.351-354
    • /
    • 2004
  • This work presents a simple and cost-effective approach for maskless fabrication of positive-tone silicon master for the replica molding of hyperfine elastomeric channel. Positive-tone silicon masters were fabricated by a maskless fabrication technique using the combination of nanoscratch by Nanoindenter ⓡ XP and XOH wet etching. Grooves were machined on a silicon surface coated with native oxide by ductile-regime nanoscratch, and they were etched in a 20 wt% KOH solution. After the KOH etching process, positive-tone structures resulted because of the etch-mask effect of the amorphous oxide layer generated by nanoscratch. The size and shape of the positive-tone structures were controlled by varying the etching time (5, 15, 18, 20, 25, 30 min) and the normal loads (1, 5 mN) during nanoscratch. Moreover, the effects of the Berkovich tip alignment (0, 45$^{\circ}$) on the deformation behavior and etching characteristic of silicon material were investigated.

  • PDF

다구치 방법을 이용한 비정질 수정 건식 식각 최적화 (Optimization for Fused Quartz DRIE using Taguchi Method)

  • 송은석;정형균;황영석;현익재;김용권;백창욱
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2008년도 Techno-Fair 및 추계학술대회 논문집 전기물성,응용부문
    • /
    • pp.129-130
    • /
    • 2008
  • In this paper, optimal DRIE process conditions for fused quartz are experimentally determined by Taguchi method to develop high-performance inertial sensors based on the fused quartz material, which is known to have high Q-factors. Using Si layer as an etch mask, which was formed by previously developed bonding process of the fused quartz and Si wafer, fused quartz DRIE process was performed. Different 9 flow rate conditions of $C_4F_8$, $O_2$, He gas have been tested and the optimum combination of these factors was estimated. By this work, the ability to fabricate high aspect ratio fused quartz structure was confirmed.

  • PDF

PC-DRC : PC를 이용한 집적회로 layout 설계 규칙 검사 (PC-DRC : Design Rule Check for Integrated Circuit Using PC)

  • 박인철;어길수;경종민
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1987년도 전기.전자공학 학술대회 논문집(II)
    • /
    • pp.1547-1550
    • /
    • 1987
  • This paper describes a new design rule checking system, PC-DRC, for CIF mask layout, which was written in C language on IBM PC/AT under DOS 3.0 environment. H/W devices and S/W utilities for PC-DRC is identical to that for PC-LADY[6], which makes PC-DRC an ideal post-processing routine for CIF file generated by PC-LADY. Various spurious errors were eliminated by ORing the input ClF data for each layer and the design rule errors were checked by edge based method on rectilinear polygon form. The detected errors are stored in CIF and displayed on CRT simultaneously.

  • PDF

A Fully Integrated Thin-Film Inductor and Its Application to a DC-DC Converter

  • Park, Il-Yong;Kim, Sang-Gi;Koo, Jin-Gun;Roh, Tae-Moon;Lee, Dae-Woo;Yang, Yil-Suk;Kim, Jung-Dae
    • ETRI Journal
    • /
    • 제25권4호
    • /
    • pp.270-273
    • /
    • 2003
  • This paper presents a simple process to integrate thin-film inductors with a bottom NiFe magnetic core. NiFe thin films with a thickness of 2 to 3${\mu}m$ were deposited by sputtering. A polyimide buffer layer and shadow mask were used to relax the stress of the NiFe films. The fabricated double spiral thin-film inductor showed an inductance of 0.49${\mu}H$ and a Q factor of 4.8 at 8 MHz. The DC-DC converter with the monolithically integrated thin-film inductor showed comparable performances to those with sandwiched magnetic layers. We simplified the integration process by eliminating the planarization process for the top magnetic core. The efficiency of the DC-DC converter with the monolithic thin-film inductor was 72% when the input voltage and output voltage were 3.5 V and 6 V, respectively, at an operating frequency of 8 MHz.

  • PDF