• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.27 no.2C
• /
• pp.191-200
• /
• 2002

A frequency synthesizer that can be used in IMT-2000 was designed and fabricated using dual loop PLL(Phase Locked Loop) in this paper. For improving phase noise characteristic two loops, reference loop and main loop, were divided. Phase noise was improved by transformed clamp type voltage controled oscillator and optimizing loop bandwidth in reference loop. And voltage controlled oscillator open loop gain in main loop. Fabricated the frequency synthesizer had 1.81GHz center frequency, 160MHz tuning range, 13.5dBm output power and -119.73dBc/Hz low phase noise characteristic.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.52 no.11
• /
• pp.536-543
• /
• 2003

In this paper, we describe a unique self oscillating and mixing (SOM) down-converter design using a modified defected ground structure (DGS). The proposed SOM converter is consisted of self-oscillator, which can produce negative resistance and select resonance frequency, RF matching circuit, and IF low pass filter. As the advantage of this SOM converter can mix LO and RF signals as well as inducing LO signal with only one active device. it is designed as a simple structure and the low cost. Also, there is easy advantage to be applied in RFIC/MMIC technology because it offers excellent phase noise performance in spite of using micro-strip structure. The LO signal for the proposed SOM converter is designed at 1㎓ and RF frequency was chosen to be 800MHz. The achieved conversion loss and phase noise performances of the implemented SOM converter are 15㏈ and -95dBc/Hz at 100KHz offset frequency respectively. The equivalent circuit parameters for DGS are extracted by using a three dimensional EM simulator and simple circuit analysis method.

• ETRI Journal
• /
• v.33 no.3
• /
• pp.366-373
• /
• 2011

In this paper, we propose a low-power all-digital phase-locked loop (ADPLL) with a wide input range and a high resolution time-to-digital converter (TDC). The resolution of the proposed TDC is improved by using a phase-interpolator and the time amplifier. The phase noise of the proposed ADPLL is improved by using a fine resolution digitally controlled oscillator (DCO) with an active inductor. In order to control the frequency of the DCO, the transconductance of the active inductor is tuned digitally. The die area of the ADPLL is 0.8 $mm^2$ using 0.13 ${\mu}m$ CMOS technology. The frequency resolution of the TDC is 1 ps. The DCO tuning range is 58% at 2.4 GHz and the effective DCO frequency resolution is 0.14 kHz. The phase noise of the ADPLL output at 2.4 GHz is -120.5 dBc/Hz with a 1 MHz offset. The total power consumption of the ADPLL is 12 mW from a 1.2 V supply voltage.

• Journal of information and communication convergence engineering
• /
• v.13 no.2
• /
• pp.139-143
• /
• 2015

A push-push voltage controlled dielectric resonator oscillator (VCDRO) with a modified frequency tuning structure using broadside couplers is investigated. The push-push VCDRO designed at 16 GHz is manufactured using a low temperature co-fired ceramic (LTCC) technology to reduce the circuit size. The frequency tuning structure using a broadside coupler is embedded in a layer of the A6 substrate by using the LTCC process. Experimental results show that the fundamental and third harmonics are suppressed above 15 dBc and 30 dBc, respectively, and the phase noise of push-push VCDRO is -97.5 dBc/Hz at an offset frequency of 100 kHz from the carrier. The proposed frequency tuning structure has a tuning range of 4.46 MHz over a control voltage of 1-11 V. This push-push VCDRO has a miniature size of 15 mm×15 mm. The proposed design and fabrication techniques for a push-push oscillator seem to be applicable in many space and commercial VCDRO products.

• Journal of Astronomy and Space Sciences
• /
• v.28 no.4
• /
• pp.299-304
• /
• 2011

As more satellites are designed to downlink their observed image data through the X-band frequency band, it is inevitable that the occupied bandwidth of a target satellite will overlap with that of other X-band downlink satellites. For sun-synchronized low earth orbit satellites, in particular, it can be expected that two or more satellites be placed within the looking angle of a ground station antenna at the same time. Due to the overlapping in the frequency band, signals transmitted from the adjacent satellites act as interferers, leading to degraded link performance between target satellite and ground station. In this paper, link analysis was initiated by modeling the radiation pattern of ground station antenna through a validated Jet Propulsion Laboratory peak envelope model. From the relative antenna gain depending on the offset angle from center axis of maximum antenna directivity, the ratio of received interference signal level to the target signal level was calculated. As a result, it was found that the degradation increased when the offset angle was within the first point of radiation pattern. For a 7.3 m antenna, serious link degradation began at an offset angle of 0.4 degrees. From this analysis, the link performance of the coming satellite passes can be recognized, which is helpful to establish an operating procedure that will prevent the ground station from receiving corrupted image data in the event of a degraded link.

• Journal of Advanced Navigation Technology
• /
• v.11 no.1
• /
• pp.9-16
• /
• 2007

In this paper, the Bit Error Ratio (BER) performances of the D8PSK modulation schemes for VDL Mode-2 are analyzed according to the matched and unmatched cases of the channel filters. The carrier frequency and phase offset effects are analyzed with unmatched case. Generally in digital transmission techniques, the Root Raised Cosine filters which are used as channel filters are applied to both sides at transmitter and receiver in order to achieve no ISI, but in VDL Mode-2, the Raised Cosine Filter is used only in transmission section and the receiver section uses general low pass filter, therefore we could not achieve ISI reduction effects but can have better spectrum quality. From the simulation results, the error probability is increased slightly (1~2dB) with use of un-matched channel filter, we got the conclusions that carrier phase offset do not effect to bit error ratio, but the frequency offset effect is so serious. Finally, narrow band D8PSK modulation signals are generated by the use of Digital Up-Converter and then its features are compared with analog modulator.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.22 no.5
• /
• pp.501-509
• /
• 2011

Software defined radio(SDR) has a goal that places the analog-to-digital converter(ADC) as near the antenna as possible. But current technique actually can't do analog-to-digital converting about RF band signals. So one method is studying that samples RF band signals to IF band. One of the ways Sub-Sampling technique can convert signals from RF band to IF band without oscillator. If Sub-Sampling technique is used, over 2 bands can convert signals from RF band to IF band. But due to the filter performance in RF band, it is possible to generate interference between signals that is converted in low frequency band. The effect degrades performance. In this paper, we propose one method that uses time division multiplexing(TDM) method as a solution to avoid interference between signals. By doing TDM and Sub-Sampling at the same time that method can get signals without large changes of structures.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.12 no.4
• /
• pp.426-432
• /
• 2012

A fully-integrated low power K-band radar transceiver in 130 nm CMOS process is presented. It consists of a low-noise amplifier (LNA), a down-conversion mixer, a power amplifier (PA), and a frequency synthesizer with injection locked buffer for driving mixer and PA. The receiver front-end provides a conversion gain of 19 dB. The LNA achieves a power gain of 15 dB and noise figure of 5.4 dB, and the PA has an output power of 9 dBm. The phase noise of VCO is -90 dBc/Hz at 1-MHz offset. The total dc power dissipation of the transceiver is 142 mW and the size of the chip is only $1.2{\times}1.4mm^2$.

• ETRI Journal
• /
• v.31 no.6
• /
• pp.755-764
• /
• 2009

This paper presents a switched self-biasing and a tail current-shaping technique to suppress the 1/f noise from a tail current source in differential cross-coupled inductance-capacitance (LC) voltage-controlled oscillators (VCOs). The proposed LC VCO has an amplitude control characteristic due to the creation of negative feedback for the oscillation waveform amplitude. It is fabricated using a 0.13 ${\mu}m$ CMOS process. The measured phase noise is -117 dBc/Hz at a 1 MHz offset from a 4.85 GHz carrier frequency, while it draws 6.5 mA from a 0.6 V supply voltage. For frequency tuning, process variation, and temperature change, the amplitude change rate of the oscillation waveform in the proposed VCO is 2.1 to 3.2 times smaller than that of an existing VCO with a fixed bias. The measured amplitude change rate of the oscillation waveform for frequency tuning from 4.55 GHz to 5.04 GHz is 131 pV/Hz.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.48 no.6
• /
• pp.1-5
• /
• 2011

We present the Multi-band orthogonal frequency division multiplexing ultra-wideband (MB-OFDM UWB) technology for increasing the transmission reach of wireless speaker systems. The proposed scheme adopts the Reed-Solomon coding for preventing the random error perfectly and shows the SNR gain in low bit error rate (BER) especially. So, we can increase the maximum reach of MB-OFDM UWB technology since the receiver sensitivity is improved. The simulation environment includes most effects of realistic channel environments such as Additive White Gaussian Noise (AWGN), CM1 channel model, Sampling frequency offset (SFO), Carrier frequency offset (CFO) to improve the simulation accuracy. The simulation results show that the proposed scheme can give a maximum 2 dB SNR gain and increase the transmission reach up to 12.6m.