1 |
C.-M. Hsu, M.Z. Straayer, and M.H. Perrott, "A Low-Noise, Wide-BW 3.6-GHz Digital Fractional-N Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation," IEEE J. Solid-State Circuits, vol. 43, no. 12, Dec. 2008, pp. 2776-2786.
DOI
|
2 |
V. Kratyuk et al., "A Digital PLL with a Stochastic Time-to- Digital Converter," IEEE Trans. Circuits Syst. I, vol. 56, no. 8, Aug. 2009, pp. 1612-1621.
DOI
|
3 |
Third Generation Partnership Project, "Technical Specification Group Radio Access Network," User Equipment Radio Transmission and Reception (Rel. 8), 3GPP TS 36.101 V8.5.1.
|
4 |
D. Leenaerts et al., "A SiGe BiCMOS 1 ns Fast Hopping Frequency Synthesizer for UWB Radio," Proc. IEEE Int. Solid- State Circuits Conf. Dig., vol. 1, Feb. 2005, pp. 202-593.
|
5 |
S. Henzler et al., "A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion," IEEE J. Solid-State Circuits, vol. 43, no. 7, July 2008, pp. 1666-1676.
DOI
|
6 |
Minjae Lee and A.A. Abidi, "A 9 b, 1.25 ps Resolution Coarse- Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue," IEEE J. Solid-State Circuits, vol. 43, no 4, Apr. 2008, pp. 769-777.
DOI
|
7 |
R.B. Staszewski et al., "Digitally Controlled Oscillator (DCO)- Based Architecture for RF Frequency Synthesis in a Deep- Submicrometer CMOS Process," IEEE Trans. Circuits Syst. II, vol. 50, no. 11, Nov. 2003, pp. 815-828.
DOI
ScienceOn
|
8 |
YoungGun Pu et al., "Wide-Band Fine-Resolution DCO with an Active Inductor and Three-Step Coarse Tunning Loop," ETRI J., vol. 33, no. 2, Apr. 2011, pp. 201-209.
DOI
|
9 |
V. Kratyuk et al., "A Design Procedure for All-Digital Phase- Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy," IEEE Trans. Circ. Syst. II, vol. 54, no. 3, Mar. 2007, pp. 247-251.
DOI
|
10 |
S.K. Mitra, Digital Signal Processing: A Computer-Based Approach, New York: McGraw-Hill, 2001.
|
11 |
R.B. Staszewski et al., "All-Digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth radio in 130-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, Dec. 2005, pp. 2278- 2291.
|
12 |
R.B. Staszewski, "TDC-Based Frequency Synthesizer for Wireless Applications," Proc. IEEE Radio Frequency Integrated Circuits Symp., Jun. 2004, pp. 215-218.
|
13 |
P. Dudek, S. Szczepanski, and J.V. Hatfield, "A High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line," IEEE J. Solid-State Circuits, vol. 35, no. 2, Feb. 2000, pp. 240-247.
DOI
|