• Proceedings of the KIEE Conference
• /
• 1997.07f
• /
• pp.2016-2019
• /
• 1997

To solve the low efficiency problem of low-voltage power supplies, it has been studied to replace the schottky barrier diode with the MOSFET synchronous rectifier. In this paper, Phase Shift-Controlled Clamp Mode Zero Voltage Switching-Multi Resonant Converter with Synchronous Rectifier (PSC CM ZVS-MRC with SR) is presented to achieve high efficiency in low-voltage power supplies. The characteristics analysis of synchronous rectifier is established by using the MOSFET equivalent circuit and efficiency comparison is established between the Synchronous Rectifier and the schottky barrier diode. To verify the validity of the analysis, 33W(3.3V, 10A) PSC CM ZVS-MRC with self-driven synchronous rectifier at switching frequency of 1MHz is designed and tested. And it is confirmed that the experimental results are well consistent with the theoretical results. The maximum efficiency of the converter is 83.4% at full load, which is 3.3% higher than conventional schottky diode rectification.

• Journal of Fisheries and Marine Sciences Education
• /
• v.9 no.2
• /
• pp.209-221
• /
• 1997

This paper presents a soft switching unity power factor PWM rectifier, which features reduced conduction losses and soft switching with no auxiliary switches. The soft switching are achieved by using a simple commutation circuit with no auxiliary switches, and reduced conduction loses are achieved by employing a single converter, instead of a typical front end diode rectifier followed by a boost rectifier. Furthermore, thanks to good features such as simple PWM control at constant frequency, low switch stress and low VAR rating of commutation circuits, it is suitable for high power applications. The principle of operation is explained in detail, and major characteristics analysis and experimental results of the new converter also included.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.53 no.1
• /
• pp.24-29
• /
• 2004

A new low cost hybrid active filter for thyristor-controlled rectifier load is presented to overcome the high cost problem of the active or the other hybrid active filters. The proposed hybrid active filter which consists of tuned (5th and 7th harmonics) LC passive filters, power factor improvement(PFI) capacitor bank, and active filter compensates power factor as well as harmonic currents. Since most of harmonic currents are filtered by the passive filter and most of reactive power is compensated by the PFI capacitor bank, the power rating of active filter can be minimized, resulting in cost minimization of the proposed hybrid active filter. A 300kVA hybrid active filter system is implemented and tested using 1MVA thyristor rectifier load to verify the operation and performance.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.43 no.6
• /
• pp.916-926
• /
• 1994

A high frequency and soft-switched AC-to-DC rectifier employing a series-type resonant circuit is proposed to overcome the disadvantages of the conventional peak-rectifying circuit. Using the proposed rectifier, the high power factor and low harmonic currents are obtained in the AC line. Furthermore, several advantages such as the high power density and wide output voltage range can be available. Through the simulation and experimental results, the usefulness of the proposed rectifier is verified.

• IEIE Transactions on Smart Processing and Computing
• /
• v.3 no.6
• /
• pp.410-415
• /
• 2014

This paper presents a new rectifier with a bootstrapping technique to reduce the effective drop voltage. An all-digital delay locked loop (ADDLL) circuit was also applied to prevent the reverse leakage current. The proposed rectifier uses NMOS diode connected instead of PMOS to reduce the design size and improve the frequency respond. All the sub-circuits of ADDLL were designed with low power consumption to reduce the total power of the rectifier. The rectifier was implemented in CMOS $0.35{\mu}m$ technology. The peak power conversion efficiency was 76 % at an input frequency of 6.78MHz and a power level of 5W.

• Journal of Power Electronics
• /
• v.18 no.2
• /
• pp.323-331
• /
• 2018

Buck power factor correction (PFC) converters, compared with conventional boost PFC converters, exhibit high efficiency performance in the entire range of universal line voltage. This feature has gotten more attention for eliminating the zero crossing dead angle of buck PFC rectifiers. Furthermore, bridgeless structures for the reduction of conduction losses have been proposed. The aim of this paper is to introduce a single-phase buck rectifier that simultaneously has unity power factor (PF) and bridgeless structure while operating in the continuous conduction mode (CCM). For this purpose, two auxiliary flyback converters without any active switches are applied to a bridgeless buck rectifier to eliminate the zero crossing dead angle and achieve unity power factor, low total harmonic distortion (THD) and high efficiency. The operation and design considerations of the proposed rectifier are verified on a 150W, 48V prototype using a conventional peak-current-mode control. The measurement results show that the proposed rectifier has nearly unity power factor, THD less than 7% and high efficiency.

• Proceedings of the KIPE Conference
• /
• 2005.07a
• /
• pp.546-548
• /
• 2005

This paper proposes a unity power factor ZVT PWM single-phase rectifier. The ZVT soft switching are achieved by using a simple ZVT circuit, and the reduced conduction losses are achieved by employing a single-stage converter, instead of a typical double-stage converter composed of front end diode rectifier and cascaded boost rectifier. Furthermore, thanks to good features such as simple PWM control at constant frequency, low switch stress and low VAR rating of commutation circuits, it is suitable for high power applications. The principle of operation is explained in detail, and simulation results of the new converter are also included.

• Proceedings of the KIPE Conference
• /
• 2007.07a
• /
• pp.22-25
• /
• 2007

The paper describes a power factor correction high efficiency PWM single-phase rectifier. Its good characteristics such as simple circuit structure, simple PWM control, low switch stress, and low VAR rating of commutation circuits make the proposed rectifier very suitable for various unidirectional power applications. In particular, the design guide line is suggested to make the circuit design of the proposed rectifier easy and fast.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.4 no.5
• /
• pp.423-432
• /
• 1999

This paper proposes a 12­pulse diode rectifier system with low kVA components suitable for powering switch mode power supplies or ac/dc converter applications. The proposed 12-pulse system employs a polyphase transformer, a zero sequence blocking transformer (ZSBT) in the dc link, and an interphase transformer. Results produce near equal leakage inductance in series with each diode rectifier bridge ensuring equal current sharing and performance improvements, The utility input currents and the voltage across the ZSBT are analyzed the kVA rating of each component in the proposed system is computed. The 5th , 7th , 17th and 19th harmonics are eliminated in the input line currents resulting in clean input power. The dc link voltage magnitude generated by the proposed rectifier system is nearly identical to a conventional to a conventional 6-pulse system. The proposed system is suitable to retrofit applications as well as in new PWM drive systems. Simulation and experimental results from a 208V , 10kVA system are shown.

• Journal of Power Electronics
• /
• v.9 no.2
• /
• pp.133-145
• /
• 2009

In this paper a modular high performance MV-to-LV rectifier based on a cascaded H-bridge rectifier is presented. The proposed rectifier can directly connect to the medium voltage levels and provide a low-voltage and highly-stable DC interface with the consumer applications. The input stage eliminates the necessity for heavy and bulky step-down transformers. It corrects the input power factor and maintains the voltage balance among the individual DC buses. The second stage includes the high frequency parallel-output DC/DC converters which prepares the galvanic isolation, regulates the output voltage, and attenuates the low frequency voltage ripple ($2f_{line}$) generated by the first stage. The parallel-output converters can work in interleaving mode and the active load-current sharing technique is utilized to balance the load power among them. The detailed analysis for modeling and control of the proposed structure is presented. The validity and performance of the proposed topology is verified by simulation and experimental results.