• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년 학술대회 논문집 정보 및 제어부문
• /
• pp.479-481
• /
• 2006

This paper describes a 2.5V, 320MHz low-noise and low-power Phase Locked Loop(PLL) using a noise-rejected Voltage Controlled ring Oscillator(VCO) fabricated in a TSMC 0.25um CMOS technology. In order to improve the power consumption and oscillation frequency of the PLL, The VCO consist of three-stage fully differential delay cells that can obtain the characteristic of high speed, low power and low phase noise. The VCO operates at 7MHz -670MHz. The oscillator consumes l.58mA from a 320MHz frequency and 2.5V supply. When the PLL with fully-differential ring VCO is locked 320MHz, the jitter and phase noise measured 26ps (rms), 157ps (p-p) and -97.09dB at 100kHz offset. We introduce and analysis the conditions in which ring VCO can oscillate for low-power operation.

• 한국정보통신학회논문지
• /
• 제25권6호
• /
• pp.853-856
• /
• 2021

In this paper, a low noise amplifier having high gain and low noise by using input and inter stage matching circuits has been designed. A current-reused two-stage common-source topology is adopted, which can obtain high gain and low power consumption. Deterioration of noise characteristics according to the source inductive degeneration matching is compensated by adopting additional matching circuits. Moreover trade-offs among noise, gain, linearity, impedance matching, and power dissipation have been considered. In this design, 0.18-mm CMOS process is employed for the simulation. The simulated results show that the designed low noise amplifier can provide high power gain and low noise characteristics.

• 조명전기설비학회논문지
• /
• 제23권8호
• /
• pp.110-115
• /
• 2009

최근 생활수준의 향상과 세계적인 녹색성장 정책으로 환경에 대한 관심이 고조되어, 전력분야에서도 환경친화적인 설비가 요구되어 지고 있다. 이에 따라 전력용 변압기 냉각팬도 날개형상과 배치형태를 개선한 저소음 냉각팬이 개발되었으며, 일반 전력용 변압기 및 저소음 변압기에 적용될 예정이다. 냉각팬은 낮은 소음레벨 뿐만 아니라 우수한 냉각성능의 확보가 필수적이다. 그러나 현재까지 저소음 냉각팬의 소음레벨과 냉각성능에 대한 검토가 이루어지지 않은 실정이다. 따라서 본 논문에서는 소음레벨 측정과 풍량 측정 실험을 통해 저소음 냉각팬의 성능을 분석하였다. 또한 저소음 냉각팬을 적용한 전력용 변압기의 온도상승 시험을 통하여 냉각성능을 검증하였다.

• 환경영향평가
• /
• 제20권4호
• /
• pp.425-434
• /
• 2011

The energy produced by wind power generation is a clean energy product because it is acquired by using renewable resource. Wind power plants("wind farms), in Korea, have been built and operated as 345.6MW facilities from 2001 until now 2009. Nevertheless, environmental issues regarding construction of wind power plants have arisen. accordingly it is time to consider the environmental and social issues of wind power in accordance with the government's policy objectives of increased wind power production. In this study, we investigated the influence that noise and low frequency noise caused by Wind power plants have on neighborhood and residents. We also sought solutions to these issues. In order to analyze the issues of wind power facilities, we compared and examined precedents and the solutions for noise and low frequency noise in Europe, the United states and Japan. We intended to examine the influences of wind power facilities and propose alternative in dealing with these issues.

• 한국컴퓨터산업학회논문지
• /
• 제4권4호
• /
• pp.433-442
• /
• 2003

통신 시스템의 성능은 여러 가지 요구 조건을 고려하여 측정되어져야 한다. 이러한 목적으로 잡음 발생기는 주어진 특성을 갖는 잡음 신호를 생성하는데 사용되어진다. 최근의 연구에서 잡음 모델이 복잡한 PSD를 갖는 경우 DCT를 이용한 잡음 발생기가 기존의 잡음 발생기보다 우수한 성능을 보였다. 본 논문에서는 DCT 기반 잡음 발생기에서 DCT를 제외한 회로의 면적을 줄일 수 있는 구조와 전력을 최소화시킬 수 있는 구조를 제안한다. 모의실험에서 면적을 최소화하기 위한 구조는 61-64%의 면적을 줄였으며, 전력을 고려한 구조에서는 88-89%정도의 전력소모를 감소를 예측할 수 있다.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.545-546
• /
• 2008

This paper presents a low power CMOS low noise amplifier for UWB applications. To reduce the power consumption, two cascode amplifiers was stacked in DC. Designed with $0.18-{\mu}m$ CMOS technology, the proposed LNA achieves 20dB flat gain, below 3dB noise figure, and the power consumption of 5.2mW from a 1.8 V supply voltage.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제12권4호
• /
• pp.426-432
• /
• 2012

A fully-integrated low power K-band radar transceiver in 130 nm CMOS process is presented. It consists of a low-noise amplifier (LNA), a down-conversion mixer, a power amplifier (PA), and a frequency synthesizer with injection locked buffer for driving mixer and PA. The receiver front-end provides a conversion gain of 19 dB. The LNA achieves a power gain of 15 dB and noise figure of 5.4 dB, and the PA has an output power of 9 dBm. The phase noise of VCO is -90 dBc/Hz at 1-MHz offset. The total dc power dissipation of the transceiver is 142 mW and the size of the chip is only $1.2{\times}1.4mm^2$.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2002년도 하계종합학술대회 논문집(2)
• /
• pp.309-312
• /
• 2002

In this paper, we discuss the design of high gain low noise amplifier by using the 0.2sum CMOS technology. A cascode inverter is adopted to implement the low noise amplifier. The proposed cascode inverter LNA is one stage amplifier with a voltage reference and without choke inductors. The designed 2.4GHz LNA achieves a power gain of 25dB, a noise figure of 2.2dB, and power consumption of 255㎽ at 2.5V power supply.

• 한국산업정보학회논문지
• /
• 제20권1호
• /
• pp.49-55
• /
• 2015

This paper proposes a 2.4 GHz RF oscillator with a very low close-in phase noise performance. This is composed of a low frequency crystal oscillator and three frequency multipliers such as two doubler (X2) and one tripler (X3). The proposed oscillator is implemented as a hybrid type circuit design using a discrete silicon bipolar transistor. The measurement results of the proposed oscillator structure show -115 dBc/Hz close-in phase noise at 10 kHz offset frequency, while only dissipating 5 mW from a 1-V supply. Its close-in phase noise level is very close to that of a low frequency crystal oscillator with little degradation of noise performance. The proposed structure which is consisted of a low frequency crystal oscillator and a frequency multiplier provides new method to implement a low power low close-in phase noise RF local oscillator.

• 전자공학회논문지
• /
• 제53권9호
• /
• pp.62-66
• /
• 2016

본 논문에서는 의료기기용 MedRadio 대역의 저전력 저잡음 증폭기를 제안한다. 제안한 저잡음 증폭기는 전류 재사용 저항 피드백 증폭기 구조를 채택하여 $g_m$을 증폭시키고 소스 인덕터 없이 입력 매칭을 가능하도록 하였다. 추가적으로 제안한 직렬 저항, 인덕터, 커패시터 입력 매칭 네트워크의 Q-factor를 통해 저잡음 증폭기의 전압 이득을 증가시켜 잡음 지수를 최소화 했다. 로드저항이 없는 구조를 채택하여 낮은 전원 전압으로 전력 소모를 줄였다. 제안한 MedRadio 대역 저전력 저잡음 증폭기는 $0.13{\mu}m$ CMOS 공정을 사용하여 설계하였고, 전원 전압 1 V에서 0.18 mA의 전류를 소모하면서 0.85 dB의 잡음 지수, 30 dB의 전압 이득, -7.9 dBm의 IIP3의 성능을 보인다.