[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.9723/jksiis.2015.20.1.049

A Low Close-in Phase Noise 2.4 GHz RF Hybrid Oscillator using a Frequency Multiplier

Moon, Hyunwon (School of Electronic and Electric Engineering/Information and Communication Research Center(ICRC), Daegu University)

Publication Information

Journal of Korea Society of Industrial Information Systems / v.20, no.1, 2015 , pp. 49-55 More about this Journal

Abstract

This paper proposes a 2.4 GHz RF oscillator with a very low close-in phase noise performance. This is composed of a low frequency crystal oscillator and three frequency multipliers such as two doubler (X2) and one tripler (X3). The proposed oscillator is implemented as a hybrid type circuit design using a discrete silicon bipolar transistor. The measurement results of the proposed oscillator structure show -115 dBc/Hz close-in phase noise at 10 kHz offset frequency, while only dissipating 5 mW from a 1-V supply. Its close-in phase noise level is very close to that of a low frequency crystal oscillator with little degradation of noise performance. The proposed structure which is consisted of a low frequency crystal oscillator and a frequency multiplier provides new method to implement a low power low close-in phase noise RF local oscillator.

Keywords

RF oscillator; crystal oscillator; Frequency multiplier; Close-in phase noise; Low power; RLC tank; Q-factor; Silicon bipolar transistor; Hybrid circuit;

Citations & Related Records

Times Cited By KSCI : 1 (Citation Analysis)

Reference
Cited By KSCI

1	B. Razavi, "RF Microelectronics", Upper Saddle River, NJ, Prentice-Hall, 1998.
2	A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators" IEEE J. Solid-State Circuits, Vol. 34, No. 5, pp.717-724, 1998.
3	E. Hegazi, H. Sjoland, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, Vol. 36, No. 12, pp.1921-1930, 2001. DOI
4	Z. Li and K. K. O, "A low-phase noise and low-power multiband CMOS voltage controlled oscillator," IEEE J. Solid-State Circuits, Vol. 40, No. 6, pp.1296-1302, 2005. DOI
5	A. Ismail and A. A. Abidi, "CMOS differential LC oscillator with suppressed up-converted flicker noise," February 9-13, 2003, San Francisco, CA, USA, pp. 98-99 in IEEE ISSCC Digest.
6	H. Moon and I. Nam, "1.3 V low close-in phase noise NMOS LC-VCO with parallel PMOS transistors," IET Electronics Letters, Vol. 44, No. 11 pp.676-678, 2008. DOI
7	J. Craninckx and M. Steyaert, "Wireless CMOS frequency synthesizer design", Boston, Kluwer Academic Publishers, 1998.
8	H. P. Kim and I. C. Hwang, "A low-power, low-noise DLL-based frequency multiplier for reference clock generator," Journal of the Korea Industrial Information System Research, Vol. 18, No. 5, pp. 9-14, 2013. DOI
9	G. Ghien and P. R. Gray, "A 900MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications," February 6-10, 2000, San Francisco, CA, USA, pp. 202-203 in IEEE ISSCC Digest.
10	A. Esswein, G. Dehm-Andone, R. Weigel, A. Aleksieieva, and M. Vossiek, "A low phasenoise SiGe colpitts VCO with wide tuning range for UWB applications," September 28-30, 2010, Paris, France, pp. 1599-1602 in Proc. EuMC.