• Title/Summary/Keyword: Loop off time

Search Result 72, Processing Time 0.023 seconds

Design of Ring Topology for Local Access Computer Networks with mean delay time constraint (평균 지연 시간의 제약조건을 갖는 로컬 액세스 컴퓨터 네트워크에서의 링 토폴로지 설계)

  • 이용진;김태윤
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.19 no.7
    • /
    • pp.1390-1406
    • /
    • 1994
  • This study deals with the DMCLP(Delay constrained Minimum Cost Loop Problem)-one of problems arising in the design of local access computer networks. The problem consists of finding a set of rings to satisfy the traffic requirements of end user terminals. In the problem, the objective is to minimize the total link cost. This paper presents heuristic algorithm which consists of two phases for this problem, under the constraints that the number of nodes served by a single ring is limited and network mean delay is dropped within the desired time. The algorithm is derived using the clusters obtained by the existing MCLP(Minimum Cost Loop Problem) algorithm and a trade-off criterion explained in the paper. Actually, simulation results in that the proposed algorithm in this paper produces better solution than the existing MCLP algorithm modified. In addition, the algorithm has the relatively short running time.

  • PDF

The Study of Clothing Imagery Expressed in Moliere`s PlayII-focused on Les precieuses Ridicules- (Moliere의 희극에 나타난 의상 Imagery에 관한 연구II-재치를 뽐내는 아가씨들을 중심으로-)

  • 이영숙
    • The Research Journal of the Costume Culture
    • /
    • v.9 no.3
    • /
    • pp.447-457
    • /
    • 2001
  • Moliere completed classical French comedy by combining farce and commedia dell\`arte. Moliere believed that it was a plays obligation to give a lesson and entertainment. Moliere recreated commedia dell\`arte\`s typical acting patterns and characters in his work. He created with Lully comedie ballet that combined ballet and comedie for taste of Louis 14. Les precieuses ridicules critically displayed women at that time. Both contemporary high status women\`s custom and behavior were the targets of the author\`s synical criticism. There are three notable clothing imageries are shown in this work. First, Moliere used a variety of items in order to show emptiness of noble at that time. Items are ribbon and loop decorated rhingrave, feather decorated hat, perfumed wig and glove, lace covered canon and flower decorated shoes. Second, the author showed people\`s stutus through their clothes. Last, the author used clothing used clothing as a metaphor for hypocrisy. Thus when he said “take off the clothes” he meant take off hypocrisy and return truth.

  • PDF

Digitally controlled phase-locked loop with tracking analog-to-digital converter (Tracking analog-to-digital 변환기를 이용한 digital phase-locked loop)

  • Cha, Soo-Ho;Yoo, Chang-Sik
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.9 s.339
    • /
    • pp.35-40
    • /
    • 2005
  • A digitally controlled phase-locked loop (DCPLL) is described. The DCPLL has basically the same structure as a conventional analog PLL except for a tracking analog-to-digital converter (ADC). The tracking ADC generates the control signal for voltage controlled oscillator. Since the DCPLL employs neither digitally controlled oscillator nor time-to-digital converter-the key building blocks of digital PLL (DPLL), there is no need for the 03de-off between jitter, power consumption and silicon area. The DCPLL was implemented in a $0.18\mu$m CMOS process and the active area is 1mm $\times$0.35 mm The DCPLL consumes S9mW during the normal opuation and $984\{mu}W$ during the power-down mode from a 1.8V supply. The DCPLL shows 16.8ps ms jitter.

Optimization of Fixed-point Design on the Digital Front End in IEEE 802.16e OFDMA-TDD System (IEEE 802.16e OFDMA-TDD 시스템 Digital Front End의 Fixed-point 설계 최적화)

  • Kang Seung-Won;Sun Tae-Hyoung;Chang Kyung-Hi;Lim In-Gi;Eo Ik-Soo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.7C
    • /
    • pp.735-742
    • /
    • 2006
  • In this paper, we explain the operation scheme and fixed-point design method of DFE (Digital Front End), which performs DC offset compensation, automatic frequency control, and automatic gain control over the input signal to the UE (User Equipment) receiver of IEEE 802.16e OFDMA-TDD system. Then, we analyze the performance of DFE under ITU-R M. 1225 Veh-A 60km/h channel environment. To optimize the fixed-point design of DFE, we reduce the number of bit resulted from calculation without performance degradation, leading to the decreased complexity of the operation in H/W, and design the Loop filter with considering trade-off between the Acquisition time and the Stability.

A Study on the Optimum Design of Charge Pump PLL with Dual Phase Frequency Detectors (두 개의 Frequency Detector를 가지고 있는 Charge Pump PLL 의 최적설계에 관한 연구)

  • Woo, Young-Shin;Jang, Young-Min;Sung, Man-Young
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.50 no.10
    • /
    • pp.479-485
    • /
    • 2001
  • In this paper, we introduce a charge pump phase-locked loop (PLL) architecture which employs a precharge phase frequency detector (PFD) and a sequential PFD to achieve a high frequency operation and a fast acquisition. Operation frequency is increased by using the precharge PFD when the phase difference is within $-{\pi}{\sim}{\pi}$ and acquisition time is shortened by using the sequential PFD and the increased charge pump current when the phase difference is larger than ${\pm}{\pi}$. So error detection range of the proposed PLL structure is not limited to $-{\pi}{\sim}{\pi}$ and a high frequency operation and a higher speed lock-up time can be achieved. The proposed PLL was designed using 1.5 ${\mu}m$ CMOS technology with 5V supply voltage to verify the lock in process. The proposed PLL shows successful acquisition for 200 MHz input frequency. On the other hand, the conventional PLL with the sequential PFD cannot operate at up to 160MHz. Moreover, the lock-up time is drastically reduced from 7.0 ${\mu}s\;to\;2.0\;{\mu}s$ only if the loop bandwidth to input frequency ratio is regulated by the divide-by-4 counter during the acquisition process. By virtue of this dual PFDs, the proposed PLL structure can improve the trade-off between acquisition behavior and locked behavior.

  • PDF

A study on Expert control of Self-Tuning PID Controller (자동 자기 동조 PID 제어기의 전문가 제어)

  • Chai, Chang-Hyun;Lee, Chang-Hoon;Woo, Kwang-Bang
    • Proceedings of the KIEE Conference
    • /
    • 1987.11a
    • /
    • pp.79-81
    • /
    • 1987
  • Expert systems have a variety of potential applications in process control. The application domain ranges from the entire plant system to a single loop system. Both, off-line and real-time problems may be realized. In this paper, expert system is employed as a part of a single control loop of PID Controller with self-tuning. The goal of expert system in the present study is to build up the necessary process knowledge required for efficient control. In order to achieve this process, the development of an expert system and a prototype model is carried out. OPS5, a rule based production system, is utilized in experiment, and common LISP is used for man-machine interface.

  • PDF

Control Strategies of Both the Heater Temperature and the Inverter Output Voltage of a Single-Phase PWM Inverter Systems for Heat Treatment (열처리용 단상 PWM인버터시스템의 히터온도 및 인버터 출력전압 제어기법)

  • Yang, Si-Gyeong;Chun, Tae-Won
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.67 no.8
    • /
    • pp.1047-1054
    • /
    • 2018
  • This paper proposed the strategies for controlling both the heater temperature and the output voltage of a single-phase inverter for the heat treatment. The single-phase inverter system for the heat treatment controls the heater temperature to its reference one, and also it limits the inverter output voltage to 60 V for safety. The stability may be deteriorated due to the large time constant difference between the heater temperature and inverter output voltage. In order to ensure the stability, a hysteresis on/off control approach for the heater temperature control is adapted, and both the open-loop and the closed-loop control strategies of the output voltage are suggested. The performances for the proposed strategies are demonstrated with the experiments.

로켓 모션테이블 실시간 모의시험

  • Sun, Byung-Chan;Park, Yong-Kyu;Choi, Hyung-Don;Cho, Gwang-Rae
    • Aerospace Engineering and Technology
    • /
    • v.3 no.1
    • /
    • pp.170-178
    • /
    • 2004
  • This paper deals with six degree-of-freedom HILS(hardware-in-the-loop-simulation) of KSR-III rocket using a TAFMS(three axis flight motion simulator). This TAFMS HILS test is accomplished before main HILS tests in order to verify the control stability in the presence of TAFMS dynamic effects. The TAFMS HILS test includes initial attitude holding tests for INS initial alignment procedures, timer synchronization tests with an auxiliary lift-off signal, real-time calibration tests using an external thermal recorder, open-loop TAFMS operating tests, and final closed-loop TAFMS HILS tests using the TAFMS attitude measurements as inputs to the closed control loop. The HILS tests are accomplished for several flight conditions composed with nominal flight condition, TWD effect added condition, slosh modes and/or bending modes existing condition, and windy condition, etc.

  • PDF

Analytic Comparison of LCL Filter Characteristics of Three-phase Grid-connected Inverter by On/Off-line Simulation Tools (온/오프라인 시뮬레이션 툴을 이용한 계통연계형 인버터의 LCL 필터 특성 분석비교)

  • Lee, Gang;Cha, Hanju
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.21 no.12
    • /
    • pp.16-22
    • /
    • 2020
  • The characteristics of the LCL filter for grid-connected inverters have been discussed in academia and industry. An online simulation tool was applied to compare and analyze the difference between the LCL filter and L filter. LCL filters were modeled and simulated using a range of professional simulation simulators, and the LCL filters were found to have good filtering effects for high-frequency harmonics. First, this paper summarizes the transfer functions of the LCL filter and provides the Bode plot diagram. The accuracy and validity of the filter attenuation characteristics were confirmed by a fast Fourier transform based on off-line simulation tools, such as PSIM and MATLAB, depending on the given parameters of the LCL filter. Finally, the Typhoon HIL402 real-time simulation was performed for hardware in the loop simulation to verify the actual filtering characteristics of the LCL filter.

Dynamic Decoupler Design for EGR and VGT Systems in Passenger Car Diesel Engines (승용디젤엔진 EGR 및 VGT 제어시스템의 동적특성을 고려한 Decoupler 설계 연구)

  • Hong, Seungwoo;Park, Inseok;Sohn, Jeongwon;Sunwoo, Myoungho
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.22 no.2
    • /
    • pp.182-189
    • /
    • 2014
  • This paper proposes a decoupler design method to reduce interaction between exhaust gas recirculation (EGR) and variable geometry turbocharger (VGT) systems in passenger car diesel engines. The EGR valve and VGT vane are respectively used to control air-to-fuel ratio (AFR) of exhaust gas and intake pressure. A plant model for EGR and VGT systems is defined by a first order transfer function plus time-delay model, and the loop interaction between these systems is analyzed using a relative normalized gain array (RNGA) method. In order to deal with the loop interaction, a design method for simplified decoupler is applied to this study. Feedback control algorithms for AFR and intake pressure are composed of a compensator using PID control method and a prefilter. The proposed decoupler is evaluated through engine experiment, and the results successfully showed that the loop interaction between EGR and VGT systems can be reduced by using the proposed decoupler. Furthermore, it presents stable performance even off from the designed operating point.