The Transactions of the Korean Institute of Electrical Engineers D (대한전기학회논문지:시스템및제어부문D)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

A Study on the Optimum Design of Charge Pump PLL with Dual Phase Frequency Detectors

두 개의 Frequency Detector를 가지고 있는 Charge Pump PLL 의 최적설계에 관한 연구

  • Published : 2001.10.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we introduce a charge pump phase-locked loop (PLL) architecture which employs a precharge phase frequency detector (PFD) and a sequential PFD to achieve a high frequency operation and a fast acquisition. Operation frequency is increased by using the precharge PFD when the phase difference is within $-{\pi}{\sim}{\pi}$ and acquisition time is shortened by using the sequential PFD and the increased charge pump current when the phase difference is larger than ${\pm}{\pi}$. So error detection range of the proposed PLL structure is not limited to $-{\pi}{\sim}{\pi}$ and a high frequency operation and a higher speed lock-up time can be achieved. The proposed PLL was designed using 1.5 ${\mu}m$ CMOS technology with 5V supply voltage to verify the lock in process. The proposed PLL shows successful acquisition for 200 MHz input frequency. On the other hand, the conventional PLL with the sequential PFD cannot operate at up to 160MHz. Moreover, the lock-up time is drastically reduced from 7.0 ${\mu}s\;to\;2.0\;{\mu}s$ only if the loop bandwidth to input frequency ratio is regulated by the divide-by-4 counter during the acquisition process. By virtue of this dual PFDs, the proposed PLL structure can improve the trade-off between acquisition behavior and locked behavior.

Keywords

References

  1. Y. Sumi, K. Syoubu, S. Obote, Y. Fukui, Y. Itoh, 'PLL frequency synthesizer with multi-phase detector', IEICE Trans.Fundamentals, vol. E82-A, no. 3, pp.431-435, March, 1999
  2. K. M. Ware. Hae-Seung Lee, C. G. Sodini, 'A 200-MHz CMOS phase-locked loop with dual phase detectors', IEEE J.of Solid State Circuits, vol.24, no. 6, pp.1560-1568, Dec., 1989 https://doi.org/10.1109/4.44991
  3. A. Heiman, Y. Bar-Ness, 'Optimal design of PLL with two separate phase detectors' IEEE Trans.Commun., vol.com-29, no. 2, pp.92-100 Feb., 1981
  4. Harufusa Kondoh, Hiromi Notani, Tsutomu Yoshimura, Hiroshi Shibata, Yoshio Matsuda, 'A 1.5V 250MHz to 3.0V 622MHz operation CMOS phase-locked loop with precharge type phase frequency detector', IEICE Trans.Electron., Vol. E78C, no. 4, pp.381-388, April, 1995
  5. Hiroyasu Yoshizawa, Kenji Taniguchi, Hiroyuki Shirahama, Kenichi Nakashi, 'A low power 622MHz CMOS phase-locked loop with source coupled VCO and dynamic PFD', IEICE Trans.Fundamentals, vol. E80, no. 6, pp.1015-1020, June, 1997
  6. Won-Hyo Lee, Sung-Dae Lee, Jun-Dong Cho, 'A high-speed,low-power phase frequency detector and charge-pump circuits for high frequency phase-locked loops', IEICE Trans. Fundamentals, vol. E82-A, no. 11, pp. 2514-2520, Nov., 1999
  7. Henrik O. Johansson, A simple precharged CMOS phase frequency detector, IEEE J.of Solid State Circuits, vol. 33, no. 2, pp.295-299, Feb., 1998. https://doi.org/10.1109/4.658634
  8. Kwangho Yoon, Wonchan Kim, 'Charge pump boosting technique for power noise immune high-speed PLL implementation', Electronics Letters, vol. 34, no.15, pp.1445-1446 July, 1988 https://doi.org/10.1049/el:19981057
  9. Sungjoon Kim, Kyeongho Lee, Yongsam Moon, Deog-Kyoon Jeong, Yunho Choi, Hyung Kyu Lim, 'A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL', IEEE J.of Solid State Circuits, vol. 32, no. 5, pp.691-700, May, 1997 https://doi.org/10.1109/4.568836
  10. M. Soyuer, R. G. Meyer, 'Frequency limitations of a conventional phase-frequency detector', IEEE J.of Solid State Circuits, vol. 25, no. 4, pp.1019-1022, Aug., 1990 https://doi.org/10.1109/4.58298