• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.31 no.8A
• /
• pp.820-829
• /
• 2006

IP-based design methodology has been popularly employed for SoC design to reduce design complexity and to cope with time-to-market pressure. Due to the request for high performance of current mobile systems, embedded SoC design needs a multi-processor to manage problems of high complexity and the data processing such as multimedia, DMB and image processing in real time. Interface module for communication between system buses and processors are required, since many IPs employ different protocols. High performance processors require interface module to minimize the latency of data transmission during read-write operation and to enhance the performance of a top level system. This paper proposes an automatic interface generation system based on FSM generated from the common protocol description sequence of a bus and an IP. The proposed interface does not use a buffer which stores data temporally causing the data transmission latency. Experimental results show that the area of the interface circuits generated by the proposed system is reduced by 48.5% on the average, when comparing to buffer-based interface circuits. Data transmission latency is reduced by 59.1% for single data transfer and by 13.3% for burst mode data transfer. By using the proposed system, it becomes possible to generate a high performance interface circuit automatically.

• Proceedings of the Korea Society of Design Studies Conference
• /
• 2004.05a
• /
• pp.60-61
• /
• 2004

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2005.05a
• /
• pp.283-287
• /
• 2005

In this paper, one general approach is proposed for the design of power system that can be applicable for next generation LEO satellite application. The power system consists of solar panels, battery, and power control and distribution unit(PCDU). The PCDU contains solar array modules, battery interface modules, low-voltage power distribution modules, high-voltage distribution modules, heater power distribution modules, on-board computer interface modules, and internal DC/DC converter modules. The PCDU plays roles of protection of battery against overcharge by active control of solar array generated power, distribution of unregulated electrical power via controlled outlets to bus and instrument units, distribution of regulated electrical power to selected bus and instrument units, and provision of status monitoring and telecommand interface allowing the system and ground operate the power system, evaluate its performance and initiate appropriate countermeasures in case of abnormal conditions. We review the functional schemes of the main constitutes of the PCDU such as the battery interface module, the auxiliary supply module, solar array regulators with maximum power point tracking(MPPT) technology, heater power distribution modules, spacecraft unit power distribution modules, and instrument power distribution module.

• Journal of the Society of Naval Architects of Korea
• /
• v.31 no.4
• /
• pp.99-108
• /
• 1994

As a consequent result of our previous paper, "Development of Automatic Data Generation Program for Finite Element Structural Analysis of Oil Tankers"[1], the objective of this paper is to develop an automatic modeling program for the three-dimensional finite element structural analysis of hull modules of general commercial ships, especially oil tankers, bulk carriers, and container ships. Based on the proposed algorithm in [1], the followings are newly added: general applicability for three ship types, automatic mesh division interface with MSC/NASTRAN, direct wave load calculation interface, and Graphic User Interface technology in the process of input data preparation. The usefulness of this procedure is verified by calculation examples. examples.

• Journal of the Microelectronics and Packaging Society
• /
• v.30 no.4
• /
• pp.32-43
• /
• 2023

Resistive Random Access Memory (RRAM), based on resistive switching characteristics, is emerging as a next-generation memory device capable of efficiently processing large amounts of data through its fast operation speed, simple device structure, and high-density implementation. Interface type resistive switching offer the advantage of low operation currents without the need for a forming process. Especially, for RRAM devices based on transition metal oxides, various studies are underway to enhance the memory characteristics, including precise material composition control and improving the reliability and stability of the device. In this paper, we introduce various methods, such as doping of heterogeneous elements, formation of multilayer films, chemical composition adjustment, and surface treatment to prevent degradation of interface type resistive switching properties and enhance the device characteristics. Through these approaches, we propose the feasibility of implementing high-efficient next-generation non-volatile memory devices based on improved resistive switching properties.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.30 no.2A
• /
• pp.137-146
• /
• 2005

IP-based design methodology has been popularly employed for SoC design to reduce design complexity and to cope with time-to-market pressure. Interface modules for communication between system buses and IPs are required, since many IPs employ different protocols. Automatic generation of these interface modules would enhance designer's productivity and IP's reusability. This paper proposes an automatic interface generation system based on FSM generated from the protocol description of IPs. The proposed system provides the library modules for the standard buses to reduce the burdens of describing the protocols for data transfer from/to standard buses. Experimental results show that the area of the interface circuits generated by the proposed system had been increased slightly by 4.5% on the average when compared to manual designs. In the experiment, where bus clock is 100 Mhz and slave module clock is 34 Mhz, the latency of the interface had been increased by 7.1% in burst mode to transfer 16 data words. However, occupation of system bus can be reduce by 64.9%. A chip designer can generate an interface that improves the efficiency of system bus, by using this system.

• Proceedings of the KSPS conference
• /
• 2002.11a
• /
• pp.111-114
• /
• 2002

Complementary use of several modalities in human-to-human communication ensures high accuracy, and only few communication problem occur. Therefore, multimodal interface is considered as the next generation interface between human and computer. This paper presents the current status and research themes of speech-based multimodal interface technology, It first introduces about the concept of multimodal interface. It surveys the recognition technologies of input modalities and synthesis technologies of output modalities. After that it surveys integration technology of modality. Finally, it presents research themes of speech-based multimodal interface technology.

• 한국HCI학회:학술대회논문집
• /
• 2006.02a
• /
• pp.257-265
• /
• 2006

다양한 정보기기들의 복합화 형태로 진화하는 차세대 텔레매틱스 시스템에서는 운전자의 안정성 확보와 workload 감소가 중요한 이슈로 대두되어 Interface의 단순화, GUI Interaction의 극복 등의 대한 문제해결이 중요시 되고 있다. 이를 위해 본 연구에서는 사용자의 mental model를 고려한 운전자의 자유로운 navigation을 지원할 eyes-free 기술인 haptic interface를 지원하는 모델 개발을 목표로 기존 haptic interface를 지원하는 기기들의 문제점을 도출하고 차세대 텔레매틱스 시스템의 분석을 통해 기능적 요구사항을 정의하였다. 이를 기반으로 사용자에게 haptic interface를 통한 interaction을 제공함으로써 차세대 텔레매틱스 시스템을 지원하는 conceptual model을 개발하였다. 또한 haptic device design시에 고려되는 평가지표들을 선별하여 평가지표의 계층적 구조도를 작성한 후 AHP평가 모델을 개발하여 haptic device design 시의 중요 고려사항을 도출하고 중요도를 산정하여 초기 design 단계에서의 prototype에 대한 객관적이고 정량적인 평가를 제공하였다.

• Korean Journal of Remote Sensing
• /
• v.24 no.5
• /
• pp.389-396
• /
• 2008

In these days, various kinds of web applications based on web 2.0 paradigm have been developed. In web 2.0 paradigm pursuing participation, sharing, and openness on the web-as-platform, web mapping or web GIS application are regarded as top most applications, so that web applications, handling geo-spatial contents, with user-interaction interface and search engine of high performance have been provided for both public users and expert users in the special domains. Public and industrial needs for web mapping mashup application by open API, linked with the practical web computing technologies, are gradually increasing. In this study, a user interface in mashup for geo-spatial feature generation was implemented by using mainly Google maps API. Spatial database resources in this implementation are those of Google mapping server. As the results, public users on web client can create their own geo-spatial data sets in web vector formats, without the help of any GIS tools or access to proprietary databases. It is concluded that web-based mashup application in client-side using open API can be used as an alternative for geo-browsing system or portable feature generation system.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.6B
• /
• pp.325-333
• /
• 2007

An OS requires the device driver to control hardware IPs at application level. Development of a device driver requires specific acknowledge for target hardware and OS. In this paper, we present a system which generates a device driver together with an interface circuit. In the proposed system, an efficient device driver is generated by selecting a basic device driver skeleton, a function module code, and a header file table from the pre-constructed library and an interface circuit is constructed such that the generated device driver operates correctly. The proposed system is evaluated by generating a TFT-LCD device driver on the ARM922T core with 3.5 inch Samsung TFT-LCD in ARM-Linux environment. Experiment result shows that the writing time on the LCD is decreased by 1.12% and the compiled code size is increased by 0.17% compared to the manually generated one. The automatically generated device driver has no performance degradation in the latency of hardware control at the application program level. The system development time can be reduced using the proposed device driver generation system.