Browse > Article

A Study on Automatic Generation of Interface Circuits Based on FSM between Standard Buses and Ips  

Lee, Ser-Hoon (서강대학교 전자공학과 CAD & ES 연구실)
Moon, Jong-Uk (LG전자 전자통신연구소)
Hwang, Sun-Young (서강대학교 전자공학과)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.30, no.2A, 2005 , pp. 137-146 More about this Journal
Abstract
IP-based design methodology has been popularly employed for SoC design to reduce design complexity and to cope with time-to-market pressure. Interface modules for communication between system buses and IPs are required, since many IPs employ different protocols. Automatic generation of these interface modules would enhance designer's productivity and IP's reusability. This paper proposes an automatic interface generation system based on FSM generated from the protocol description of IPs. The proposed system provides the library modules for the standard buses to reduce the burdens of describing the protocols for data transfer from/to standard buses. Experimental results show that the area of the interface circuits generated by the proposed system had been increased slightly by 4.5% on the average when compared to manual designs. In the experiment, where bus clock is 100 Mhz and slave module clock is 34 Mhz, the latency of the interface had been increased by 7.1% in burst mode to transfer 16 data words. However, occupation of system bus can be reduce by 64.9%. A chip designer can generate an interface that improves the efficiency of system bus, by using this system.
Keywords
Interface; Standard Bus; SoC; FSM; Bus Occupation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Wenban, J. O'Leary, and G. Brown, 'Codesign of Communication Protocols', IEEE Journal of Computer, Vol. 26 No. 12, pp. 46-52, Dec. 1993
2 P. Chou, B. Ortega, and G. Borriello, 'Interface Co-Synthesis Techniques for Embedded System', in Proc. ICCAD, San Jose, CA, pp. 280-287, Nov. 1995
3 D. Shin and D. Gajski, 'Interface Synthesis from Protocol Specification', Technical Report CECS-TR-02-13, Univ. of California, April 2002
4 R. Ortega, L. Lavagno, and G. Borriello, 'Models and Methods for HW/SW Intellectual Property Interfacing', in Proc. Int. Symp. on System Synthesis, Hsinchu, Taiwan, pp. 397-432, July 1998
5 R. Passersome, J. Rowson, and A. Sangiovanni-Vincentelli, 'Automatic Synthesis of Interface between Incompatible Protocols', in Proc. DAC, San Francisco, CA, pp. 8-13, June 1998
6 E. Walkup and G. Borriello, 'Automatic Synthesis of Device Drivers for Hardware/ Software Co-design', Technical Report #94-06-04, Univ. of Washington, August 1994
7 R. Passerone, J. Rowson, and A. Sangiovanni-Vincentelli, 'Automatic Synthesis of Interface between Incompatible Protocols', in Proc. DAC, San Francisco, CA, pp. 8-13, June 1998
8 S. Abdi, D. Shin, and D. Gajski, 'Automatic Communication Refinement for System Level Design', in Proc. DAC, Anaheim, CA, pp. 300-305, June 2003
9 P. Chou, R. Ortega, and G. Borriello, 'IPCHINOOK : An Integrated IP-based Design Framework for Distributed Embedded Systems', in Proc. DAC, New Orleans, LA, pp. 44-49, June 1999
10 AMBATM Specijication(AHB) (Rev 2.0), ARM Ltd, May 1999
11 D. Gajksi, 'IP-based Design Methodology', in Proc. DAC, New Orleans, LA, pp 43, June 1999
12 L. Sancho-Pradel and M. Goodall, 'Systemon- Chip (SoC) Design for Embedded Real-Time Control Applications', in Proc. ESD Group Mini-Conference, Loughborough, UK, pp. 1-3, Sep. 2003