• Title/Summary/Keyword: Interconnection Cost

Search Result 189, Processing Time 0.029 seconds

Hyper-Torus : A New Torus Network based on 3-dimensional Hypercube (하이퍼-토러스 : 3차원 하이퍼큐브 기반의 새로운 토러스 네트워크)

  • Ki, Woo-Seo;Kim, Jeong-Seop;Lee, Hyung-Ok;Oh, Jae-Chul
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.36 no.3
    • /
    • pp.158-170
    • /
    • 2009
  • In this paper, we propose the new torus network which has the hypercube Q3 as the basic module. The proposed Hyper-torus has the degree 4, and is the network which has the scalability, and the fine diameter. If we compare the class of the torus in the viewpoint of network cost, the hyper-torus with $1.4{\sqrt{N}}$+ 16 is proved to be approximately 65% than the torus with $4{\sqrt{N}}$ and 50% than the honeycomb with $2.45{\sqrt{N}}$. This result means that hyper-torus is better for the class of the existing mesh in the viewpoint of network cost.

Improvement of Mixed Abrasive Slurry (MAS) Characteristics According to the Abrasive Adding (연마제 첨가량에 따른 Mixed Abrasive Slurry (MAS)의 CMP 특성 고찰)

  • Lee, Sung-Il;Lee, Young-Kyun;Park, Sung-Woo;Lee, Woo-Sun;Seo, Yong-Jin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.11a
    • /
    • pp.380-381
    • /
    • 2006
  • Chemical mechanical polishing (CMP) technology has been widely used for global planarization of multi-level interconnection for ULSI applications. However, the cost of ownership and cost of consumables are relatively high because of expensive slurry. In this paper, we studied the mixed abrasive slurry (MAS). In order to save the costs of slurry, the original silica slurry was diluted by de-ionized water (DIW). And then, $ZrO_2$, $CeO_2$, and $MnO_2$ abrasives were added in the diluted slurry in order to promote the mechanical force of diluted slurry. We have also investigate the possibility of mixed abrasive slurry for the oxide CMP application.

  • PDF

Developing Low Cost, High Throughput Si Through Via Etching for LED Substrate (LED용 Si 기판의 저비용, 고생산성 실리콘 관통 비아 식각 공정)

  • Koo, Youngmo;Kim, GuSung;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.19 no.4
    • /
    • pp.19-23
    • /
    • 2012
  • Silicon substrate for light emitting diodes (LEDs) has been the tendency of LED packaging for improving power consumption and light output. In this study, a low cost and high throughput Si through via fabrication has been demonstrated using a wet etching process. Both a wet etching only process and a combination of wet etching and dry etching process were evaluated. The silicon substrate with Si through via fabricated by KOH wet etching showed a good electrical resistance (${\sim}5.5{\Omega}$) of Cu interconnection and a suitable thermal resistance (4 K/W) compared to AlN ceramic substrate.

Characteristics of 2-Step CMP (Chemical Mechanical Polishing) Process using Reused Slurry (재활용 슬러리를 사용한 2단계 CMP 특성)

  • Lee, Kyoung-Jin;Seo, Yong-Jin;Choi, Woon-Shik;Kim, Ki-Wook;Kim, Sang-Yong;Lee, Woo-Sun
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.11a
    • /
    • pp.39-42
    • /
    • 2002
  • Recently, CMP (chemical mechanical polishing) technology has been widely used for global planarization of multi-level interconnection for ULSI applications. However, COO (cost of ownership) and COC (cost of consumables) were relatively increased because of expensive slurry. In this paper, we have studied the possibility of recycle of reused silica slurry in order to reduce the costs of CMP slurry. The post-CMP thickness and within-wafer non-uniformity(WIWNU) were measured as a function of different slurry composition. As a experimental result, the performance of reused slurry with annealed silica abrasive of 2 wt% contents was showed high removal rate and low non-uniformity. Therefore, we propose two-step CMP process as follows In the first-step CMP, we can polish the thick and rough film surface using remaked slurry, and then, in the second-step CMP, we can polish the thin film and fine pattern using original slurry. In summary, we can expect the saving of high costs of slurry.

  • PDF

Characteristics of 2-Step CMP (Chemical Mechanical Polishing) Process using Reused Slurry by Adding of Silica Abrasives (실리카 연마제가 첨가된 재활용 슬러리를 사용한 2단계 CMP 특성)

  • 서용진;이경진;최운식;김상용;박진성;이우선
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.16 no.9
    • /
    • pp.759-764
    • /
    • 2003
  • Recently, CMP (chemical mechanical polishing) technology has been widely used for global planarization of multi-level interconnection for ULSI applications. However, COO (cost of ownership) and COC (cost of consumables) were relatively increased because of expensive slurry. In this paper, we have studied the possibility of recycle of roused silica slurry in order to reduce the costs of CMP slurry. The post-CMP thickness and within-wafer non-uniformity (WIWNU) wore measured as a function of different slurry composition. As an experimental result, the performance of reused slurry with annealed silica abrasive of 2 wt% contents was showed high removal rate and low non-uniformity. Therefore, we propose two-step CMP process as follows , In tile first-step CMP, we can polish the thick and rough film surface using remaked slurry, and then, in the second-step CMP, we can polish the thin film and fine pattern using original slurry. In summary, we can expect the saying of high costs of slurry.

Oxide CMP Removal Rate and Non-uniformity as a function of Slurry Composition (슬러리의 조성에 따른 산화막 CMP 연마율과 균일도 특성)

  • Ko, Pi-Ju;Lee, Woo-Sun;Choi, Kwon-Woo;Shin, Jae-Wook;Seo, Yong-Jin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.05c
    • /
    • pp.41-44
    • /
    • 2003
  • As the device feature size is reduced to the deep sub-micron regime, the chemical mechanical polishing (CMP) technology is widely recognized as the most promising method to achieve the global planarization of the multilevel interconnection for ULSI applications. However, cost of ownership (COO) and cost of consumables (COC) were relatively increased because of expensive slurry. In this paper, the effects of different slurry composition on the oxide CMP characteristics were investigated to obtain the higher removal rate and lower non-uniformity. We prepared the various kinds of slurry. In order to save the costs of slurry, the original slurry was diluted by de-ionized water (DIW). And then, alunima abrasives were added in the diluted slurry in order to promote the mechanical force of diluted slurry.

  • PDF

A dual-link CC-NUMA System Tolerant to the Multiprogramming Environment (다중 프로그램 환경에 적합한 이중 연결 CC-NUMA 시스템)

  • Suh, Hyo-Joong
    • The KIPS Transactions:PartA
    • /
    • v.11A no.3
    • /
    • pp.199-206
    • /
    • 2004
  • Under the multiprogrammed situation, the performance of multiprocessor system is affected by the process allocation policy of the operating systems. The lowest communication cost can be achieved when the related processes positioned to the adjacent processors. While the effective allocation is quite difficult to the real situation, and the processing of the allocation policy consumes some computation time. The dual-ring CC-NUMA systems exhibit a quite performance difference according to the process a1location policy due to a lot of unbalanced memory transactions on the interconnection networks. In this paper, I propose a load balanced dual-link CC-NUMA system that does not requires the processes allocation policy. By the program-driven simulation results. the proposed system shows no remarkable difference according to the allocation policy while the dual-ring systems shows 10% performance improvement by the process allocation. In addition, the proposed system outperforms the dual~ring systems about 1.5 times.

Virtual-Parallel Multistage Interconnection Network with multiple-paths (다중경로를 갖는 가상병렬 다단계 상호연결 네트워크)

  • Kim, Ik-Soo
    • The Transactions of the Korea Information Processing Society
    • /
    • v.4 no.1
    • /
    • pp.67-75
    • /
    • 1997
  • This paper presents a virtual-parallel multistage interconnection network (MIN) which provides multipath between processor and memory module. The proposed virtual-parallel MIN network which uses $m{\times}1$ mutiplexer at the input switching block, $1{\times}m$ demultiplexer at the output switching block and logN-1 switching stages has maximum $2{\times}m$ unique paths between processor and memory module. Because it has multi-redundance paths, a number of processors can connect a specific Also, this new virtual-parallel structured MIN network can reduce packet collision possibility at switching block and it has cost. It shown to improve a performance and to be a very simple structure in comparision with MBSF structured MIN.

  • PDF

The Construction of Superconcentrator Based on Linear Expander Bounds (선형 팽창기 영역에 기초한 초집중기의 구성)

  • Cho Tae-Kyung;Park Byoung-Soo
    • The Journal of the Korea Contents Association
    • /
    • v.5 no.1
    • /
    • pp.179-187
    • /
    • 2005
  • Linear order Concentrators and Superconcentrators have been studied extensively for their ability to interconnect large numbers of devices in parallel, whether in communication systems or in parallel computers. One major limitation on the efficiency of parallel computer designs has been the prohibitively high cost of parallel communication between processors and memories. Linear order concentrators, O(n), can be used to construct theoretically optimal interconnection network schemes. Existing explicitly the defined constructions are based on expanders, which have large constant factors, thereby rendering them impractical lot reasonable sized networks. It demands the construction of concentrator which uses the expander with the smaller expansion constant. This paper introduces an improvement on the method of constructing concentrators using expanders, which reduce the size of resulting concentrator built from any given expander by a constant factor.

  • PDF

An Explicit Superconcentrator Construction for Parallel Interconnection Network (병렬 상호 연결망을 위한 초집중기의 구성)

  • Park, Byoung-Soo
    • The Transactions of the Korea Information Processing Society
    • /
    • v.5 no.1
    • /
    • pp.40-48
    • /
    • 1998
  • Linear size expanders have been studied in many fields for the practical use, which make it possible to connect large numbers of device chips in both parallel communication systems and parallel computers. One major limitation on the efficiency of parallel computer designs has been the highly cost of parallel communication between processors and memories. Linear order concentrators can be used to construct theoretically optimal interconnection network schemes. Existing explicitly defined constructions are based on expanders, which have large constant factors, thereby rendering them impractical for reasonable sized networks. For these objectives, we use the more detailed matching points in permutation functions, to find out the bigger expansion constant from an equation, $\mid\Gamma_x\mid\geq[1+d(1-\midX\mid/n)]\midX\mid$. This paper presents an improvement of expansion constant on constructing concentrators using expanders, which realizes the reduction of the size in a superconcentrator by a constant factor. As a result, this paper shows an explicit construction of (n, 5, $1-\sqrt{3/2}$) expander. Thus, superconcentrators with 209n edges can be obtained by applying to the expanders of Gabber and Galil's construction.

  • PDF