• Title/Summary/Keyword: Input delay

Search Result 871, Processing Time 0.03 seconds

Time-Discretization of Nonlinear Systems with Delayed Multi-Input Using Taylor Series

  • Park, Ji-Hyang;Chong, Kil-To;Nikolaos Kazantzis;Alexander G. Parlos
    • Journal of Mechanical Science and Technology
    • /
    • v.18 no.7
    • /
    • pp.1107-1120
    • /
    • 2004
  • This study proposes a new scheme for the sampled-data representation of nonlinear systems with time-delayed multi-input. The proposed scheme is based on the Taylor-series expansion and zero-order hold assumption. The mathematical structure of a new discretization scheme is explored. On the basis of this structure, the sampled-data representation of nonlinear systems including time-delay is derived. The new scheme is applied to nonlinear systems with two inputs and then the delayed multi-input general equation is derived. The resulting time-discretization provides a finite-dimensional representation of nonlinear control systems with time-delay enabling existing controller design techniques to be applied to them. In order to evaluate the tracking performance of the proposed scheme, an algorithm is tested for some of the examples including maneuvering of an automobile and a 2-DOF mechanical system.

Effects of interface delay in real-time dynamic substructuring tests on a cable for cable-stayed bridge

  • Marsico, Maria Rosaria
    • Smart Structures and Systems
    • /
    • v.14 no.6
    • /
    • pp.1173-1196
    • /
    • 2014
  • Real-time dynamic substructuring tests have been conducted on a cable-deck system. The cable is representative of a full scale cable for a cable-stayed bridge and it interacts with a deck, numerically modelled as a single-degree-of-freedom system. The purpose of exciting the inclined cable at the bottom is to identify its nonlinear dynamics and to mark the stability boundary of the semi-trivial solution. The latter physically corresponds to the point at which the cable starts to have an out-of-plane response when both input and previous response were in-plane. The numerical and the physical parts of the system interact through a transfer system, which is an actuator, and the input signal generated by the numerical model is assumed to interact instantaneously with the system. However, only an ideal system manifests a perfect correspondence between the desired signal and the applied signal. In fact, the transfer system introduces into the desired input signal a delay, which considerably affects the feedback force that, in turn, is processed to generate a new input. The effectiveness of the control algorithm is measured by using the synchronization technique, while the online adaptive forward prediction algorithm is used to compensate for the delay error, which is present in the performed tests. The response of the cable interacting with the deck has been experimentally observed, both in the presence of delay and when delay is compensated for, and it has been compared with the analytical model. The effects of the interface delay in real-time dynamic substructuring tests conducted on the cable-deck system are extensively discussed.

Design and Realization. of the Dual-mode Channel Filter and Group-Delay-and-Amplitude Equalizer for the Ka-band Satellite Transponder Subsystem

  • Sungtek Kahng;Uhm, Man-Seok;Lee, Seong-Pal
    • Journal of electromagnetic engineering and science
    • /
    • v.3 no.2
    • /
    • pp.140-146
    • /
    • 2003
  • In this paper, the design of a channel filter and its group-delay-and-amplitude equalizer is carried out for the Ka-band satellite transponder subsystem. The 8th order dual-mode filter is employed for high selectivity around the band-edges with an elliptic-integral function response and has an in-line configuration. The 2-pole, reflection-type, group-delay equalizer is designed and manufactured to reduce the group-delay and amplitude variation, which can be large for such a high order filter. It is noted that in both the filter and equalizer, adopting the dual-mode coupling mechanism leads to less mass and volume. Through measurement, the performance of the realized group-delay-equalized filter is shown to meet the equipment requirements and to be appropriate for the satellite input multiplexer.

Design of robust iterative learning controller for linear plant with initial error and time-delay (초기 오차와 시간 지연을 고려한 선형 플랜트에 대한 강인한 반복 학습 제어기의 설계)

  • 박광현;변증남;황동환
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1996.10b
    • /
    • pp.335-338
    • /
    • 1996
  • In this paper, we are going to design an iterative learning controller with the robust properties for initial error. For this purpose, the PID-type learning law will be considered and the design guide-line will be presented for the selection of the learning gain. Also, we are going to suggest a condition for the convergence of control input for a plant with input delay. Several simulation results are presented, which shows the effectiveness of the proposed algorithms.

  • PDF

Taylor Series Discretization Method for Input-Delay Nonlinear Systems

  • Zhang, Zheng;Chong, Kil-To
    • Proceedings of the KIEE Conference
    • /
    • 2007.04a
    • /
    • pp.152-154
    • /
    • 2007
  • Anew discretization method for the input-driven nonlinear continuous-time system with time delay is proposed. It is based on the combination of Taylor series expansion and first-order hold assumption. The mathematical structure of the new discretization scheme is explored. The performance of the proposed discretization procedure is evaluated by case studies. The results demonstrate that the proposed discretization scheme can assure the system requirements even though under a large sampling period. A comparison between first order hold and zero-order hold is simulated also.

  • PDF

Sliding Mode Control for Time-delay System using Virtual State (가상 상태를 이용한 시간 지연 시스템의 슬라이딩 모드 제어)

  • 송영삼;권성하;박승규;오도창;정은태
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2000.10a
    • /
    • pp.341-341
    • /
    • 2000
  • This paper presents a sliding mode control(SMC) design method for single input linear systems with uncertainties and time delay in the state. We define a sliding surface for the augmented system with a virtual state which is defined from the nominal system. We make a virtual state from optimal control input using LOR(Linear Quadratic Regulator) and the states of the nominal system. We construct a controller that combines SMC with optimal controller. The proposed sliding mode controller stabilizes on the overall closed-loop system.

  • PDF

Construction of a robust tracking system with N-th sampling delay

  • Inooka, Hikaru;Ichirou, Komatsu Ken
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2001.10a
    • /
    • pp.87.5-87
    • /
    • 2001
  • In the past, we presented the tracking system with one sampling delay. In this paper, first we propose a tracking system with N-th sampling delay, in the case where an input-output pulse transfer function of a plant Z$\_$-N/. Secondly we propose a system configuration converting an input-output pulse transfer function of a plant into Z$\_$-N/ with the inverse system of the plant. Moreover, the proposed tracking system configuration is applied to an actual Ball and Beam system and good results are obtained.

  • PDF

Internet Teleoperation of a Robot with Streaming Buffer System under Varying Time Delays

  • Park, J.H.;J. Kwon
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2001.10a
    • /
    • pp.82.1-82
    • /
    • 2001
  • It is known that existence of irregular transmission time delay is a major bottleneck for application of advanced robot control schemes to internet telerobotic systems. In the internet teleoperation system, the irregular transmission time delay causes a critical problem, which is unstable and inaccurate. This paper suggests a practical internet teleoperation system with streaming buffer system, which consists of a buffer, a buffer manager, and a control timer. The proposed system converts the irregular transmission time delay to constant. So, the system effectively transmits the control input to a remote site to operate a robot stably and accurately. This feature enables short control input interval. That means the entire system has ...

  • PDF

Investigating the Effects of Hearing Loss and Hearing Aid Digital Delay on Sound-Induced Flash Illusion

  • Moradi, Vahid;Kheirkhah, Kiana;Farahani, Saeid;Kavianpour, Iman
    • Journal of Audiology & Otology
    • /
    • v.24 no.4
    • /
    • pp.174-179
    • /
    • 2020
  • Background and Objectives: The integration of auditory-visual speech information improves speech perception; however, if the auditory system input is disrupted due to hearing loss, auditory and visual inputs cannot be fully integrated. Additionally, temporal coincidence of auditory and visual input is a significantly important factor in integrating the input of these two senses. Time delayed acoustic pathway caused by the signal passing through digital signal processing. Therefore, this study aimed to investigate the effects of hearing loss and hearing aid digital delay circuit on sound-induced flash illusion. Subjects and Methods: A total of 13 adults with normal hearing, 13 with mild to moderate hearing loss, and 13 with moderate to severe hearing loss were enrolled in this study. Subsequently, the sound-induced flash illusion test was conducted, and the results were analyzed. Results: The results showed that hearing aid digital delay and hearing loss had no detrimental effect on sound-induced flash illusion. Conclusions: Transmission velocity and neural transduction rate of the auditory inputs decreased in patients with hearing loss. Hence, the integrating auditory and visual sensory cannot be combined completely. Although the transmission rate of the auditory sense input was approximately normal when the hearing aid was prescribed. Thus, it can be concluded that the processing delay in the hearing aid circuit is insufficient to disrupt the integration of auditory and visual information.

A 40 MHz to 280 MHz 32-phase CMOS 0.11-${\mu}m$ Delay-Locked Loop (40MHz ~ 280MHz의 동작 주파수와 32개의 위상을 가지는 CMOS 0.11-${\mu}m$ 지연 고정 루프)

  • Lee, Kwang-Hun;Jang, Young-Chan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.05a
    • /
    • pp.95-98
    • /
    • 2012
  • This paper describes a multiphase delay-locked loop (DLL) that generates a 32-phase output clock over the operating frequency range of 40 MHz to 280 MHz. The matrix-based delay line is used for high resolution of 1-bit delay. A calibration scheme, which improves the linearity of a delay line, is achieved by calibrating the nonlinearity of the input stage of the matrix. The multi-phase DLL is fabricated by using 0.11-${\mu}m$ CMOS process with a 1.2 V supply. At the operating frequency of 125MHz, the measurement results shows that the DNL is less than +0.51/-0.12 LSB, and the measured peak-to-peak jitter of the multi-phase DLL is 30 ps with input peak-to-peak jitter of 12.9 ps. The area and power consumption of the implemented DLL are $480{\times}550{\mu}m^2$ and 9.6 mW at the supply voltage of 1.2 V, respectively.

  • PDF