• 제목/요약/키워드: Implementation Phase

검색결과 1,241건 처리시간 0.047초

레이다 수신기용 X-밴드 주파수 합성기의 저 위상잡음설계 및 구현 (Low Phase Noise Design and Implementation of X -Band Frequency Synthesizer for Radar Receiver)

  • 소원욱;강연덕;이택경
    • 한국항행학회논문지
    • /
    • 제2권1호
    • /
    • pp.22-33
    • /
    • 1998
  • 마그네트론을 이용하는 레이다에서 송신 주파수의 변화를 감지하여 안정된 중간주파수를 발생하기 위해서는 STALO(Stable Local Oscillator)로서 AFC(Automatic Frequency Control)에 의해 출력주파수를 조정할 수 있는 주파수 합성기(Frequency Synthesizer)가 이용된다. 본 논문에서는 8.4GHz~9.7GHz의 X-밴드 주파수 합성기를 단일 루우프 구조의 간접 주파수 합성방식으로 설계하고 제작하였다. 고속 디지털 PLL 칩에 의하여 위상비교를 하고, 저 위상잡음을 구현하기 위한 여파기를 설계하였다. 기준신호와 VCO, 주파수 분주기, 여파기 등의 특성에 따른 단일 루우프 주파수 합성기의 위상잡음 성능을 해석하고, 위상잡음이 최소가 되도록 설계하여 측정치와 비교하였다.

  • PDF

Depth Image 추출용 CORDIC 기반 위상 연산기의 FPGA 구현 (FPGA Implementation of CORDIC-based Phase Calculator for Depth Image Extraction)

  • 구정윤;신경욱
    • 한국정보통신학회:학술대회논문집
    • /
    • 한국정보통신학회 2012년도 추계학술대회
    • /
    • pp.279-282
    • /
    • 2012
  • 본 논문에서는 3차원 영상처리용 TOF(Time-Of-Flight) 센서의 거리 측정을 위한 위상 연산기 하드웨어 구조를 제안한다. 설계된 위상 연산기는 CORDIC(COordinate Rotation Digital Computer) 알고리듬의 vectoring mode를 이용하여 arctangent 연산을 수행하며, 처리량을 증가시키기 위해 pipelined 구조를 적용하였다. 고정 소수점 MATLAB 모델링과 시뮬레이션을 통해 최적 비트 수와 반복 횟수를 결정하였다. 설계된 CORDIC 기반 위상 연산기는 Verilog HDL로 RTL 수준으로 모델링되었으며, MATLAB/Simulink와 FPGA 연동을 통해 가상의 3차원 데이터를 복원하였으며, 이를 통해 하드웨어 동작을 검증하였다.

  • PDF

Single-Phase Inverter for Grid-Connected and Intentional Islanding Operations in Electric Utility Systems

  • Lidozzi, Alessandro;Lo Calzo, Giovanni;Solero, Luca;Crescimbini, Fabio
    • Journal of Power Electronics
    • /
    • 제16권2호
    • /
    • pp.704-716
    • /
    • 2016
  • Small distributed generation units are usually connected to the main electric grid through single-phase voltage source inverters. Grid operating conditions such as voltage and frequency are not constant and can fluctuate within the range values established by international standards. Furthermore, the requirements in terms of power factor correction, total harmonic distortion, and reliability are getting tighter day by day. As a result, the implementation of reliable and efficient control algorithms, which are able to adjust their control parameters in response to changeable grid operating conditions, is essential. This paper investigates the configuration topology and control algorithm of a single-phase inverter with the purpose of achieving high performance in terms of efficiency as well as total harmonic distortion of the output current. Accordingly, a Second Order Generalized Integrator with a suitable Phase Locked Loop (SOGI-PLL) is the basis of the proposed current and voltage regulation. Some practical issues related to the control algorithm are addressed, and a solution for the control architecture is proposed, based on resonant controllers that are continuously tuned on the basis of the actual grid frequency. Further, intentional islanding operation is investigated and a possible procedure for switching from grid-tied to islanding operation and vice-versa is proposed.

Design and Implementation of Photovoltaic Power Conditioning System using a Current-based Maximum Power Point Tracking

  • Lee, Sang-Hoey;Kim, Jae-Eon;Cha, Han-Ju
    • Journal of Electrical Engineering and Technology
    • /
    • 제5권4호
    • /
    • pp.606-613
    • /
    • 2010
  • This paper proposes a novel current-based maximum power point tracking (CMPPT) method for a single-phase photovoltaic power conditioning system (PV PCS) by using a modified incremental conductance method. The CMPPT method simplifies the entire control structure of the power conditioning system and uses an inherent current source characteristic of solar cell arrays. Therefore, it exhibits robust and fast response under a rapidly changing environmental condition. Digital phase locked loop technique using an all-pass filter is also introduced to detect the phase of grid voltage, as well as the peak voltage. Controllers of dc/dc boost converter, dc-link voltage, and dc/ac inverter are designed for coordinated operation. Furthermore, a current control using a pseudo synchronous d-q transformation is employed for grid current control with unity power factor. A 3 kW prototype PV PCS is built, and its experimental results are given to verify the effectiveness of the proposed control schemes.

A Simple Resonant DC Link Snubber-Assisted Bi-directional Three-phase PWM Converter for Battery Energy Storage Systems

  • Hiraki, Eiji;Nakaoka, Mutsuo
    • KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
    • /
    • 제2B권3호
    • /
    • pp.133-139
    • /
    • 2002
  • In this paper, a prototype of an active auxiliary quasi-resonant DC link (QRDCL) snubber assisted voltage source bidirectional power converter (AC to DC and DC to AC) operating at zero voltage soft-switching (BVS) PWM nlode is presented for a Battery Energy Storage System (BESS). The operating principle of this QRDCL circuit and multifunctional control-based converter system, including PWM inverter mode in which energy flows from the battery bank to the three-phase utility-grid in addition to an active PWM converter mode in which energy flows from the utility-grid to the battery banks are described respectively by the control implementation on the basis of d-q coordinate plane transformation. The multifunctional operation characteristics of this three-phase ZVS PWM bi-directional converter with QRDCL is demonstrated fer a BESS under the power conditioning and processing schemes of energy supply mode and energy storage mode, and compared with a conventional three-phase hard switching PWM bi-directional converter for a BESS. The effectiveness of the three-phase ZVS PWM hi-directional converter with QRDCL is proven via the simulation analysis.

수직 공통패턴을 사용한 고속/저전력 CSD 선형위상 FIR 필터 구조 (A High-speed/Low-power CSD Linear Phase FIR Filter Structure Using Vertical Common Sub-expression)

  • 장영범;양세정
    • 한국통신학회논문지
    • /
    • 제27권4A호
    • /
    • pp.324-329
    • /
    • 2002
  • Digital If(Intermediate frequency) 처리단과 같은 고속과 저전력을 요구하는 필터에서 덧셈기만을 사용하여 CSD(Canonical Signed Digit)형의 필터계수들을 구현하는 구조가 널리 연구되고 있다. 본 논문에서는 CSD형의 선형위상 FIR(Finite Impulse Response) 필터에서 수직의 공통패턴을 공유하는 구조를 제안한다. 선형위상 FIR 필터를 CSD형의 코드를 사용하여 구현할 때에, 선형위상의 계수대칭의 특성 때문에 수평 공통패턴의 방식이 사용되어 왔다. 그러나 본 논문에서는 선형위상 필터는 근접해 있는 계수들끼리 근사의 값을 갖기 때문에 MSB가 같다는 것을 이용하여 수직 공통패턴을 사용하는 방식을 제안하였다. 제안된 방식은 구현의 정세도가 낮을수록, 구현하는 탭의 길이가 길수록 더욱 효과가 큼을 예제를 통하여 보였다. 따라서 제안된 방식은 고 고속/저전력 구현을 요하는 이동 통신용 필터에서 사용하기에 적합한 필터임을 보였다.

물-기체 2상 유동 해석을 위한 Semi-Implicit 방법의 대류항에 대한 2차 정확도 확장 (IMPLEMENTATION OF A SECOND-ORDER INTERPOLATION SCHEME FOR THE CONVECTIVE TERMS OF A SEMI-IMPLICIT TWO-PHASE FLOW ANALYSIS SOLVER)

  • 조형규;이희동;박익규;정재준
    • 한국전산유체공학회지
    • /
    • 제14권4호
    • /
    • pp.13-22
    • /
    • 2009
  • A two-phase (gas and liquid) flow analysis solver, named CUPID, has been developed for a realistic simulation of transient two-phase flows in light water nuclear reactor components. In the CUPID solver, a two-fluid three-field model is adopted and the governing equations are solved on unstructured grids for flow analyses in complicated geometries. For the numerical solution scheme, the semi-implicit method of the RELAP5 code, which has been proved to be very stable and accurate for most practical applications of nuclear thermal hydraulics, was used with some modifications for an application to unstructured non-staggered grids. This paper is concerned with the effects of interpolation schemes on the simulation of two-phase flows. In order to stabilize a numerical solution and assure a high numerical accuracy, the second-order upwind scheme is implemented into the CUPID code in the present paper. Some numerical tests have been performed with the implemented scheme and the comparison results between the second-order and first-order upwind schemes are introduced in the present paper. The comparison results among the two interpolation schemes and either the exact solutions or the mesh convergence studies showed the reduced numerical diffusion with the second-order scheme.

Three-phase Transformer Model and Parameter Estimation for ATP

  • Cho Sung-Don
    • Journal of Electrical Engineering and Technology
    • /
    • 제1권3호
    • /
    • pp.302-307
    • /
    • 2006
  • The purpose of this paper is to develop an improved three-phase transformer model for ATP and parameter estimation methods that can efficiently utilize the limited available information such as factory test reports. In this paper, improved topologically-correct duality-based models are developed for three-phase autotransformers having shell-form cores. The problem in the implementation of detailed models is the lack of complete and reliable data. Therefore, parameter estimation methods are developed to determine the parameters of a given model in cases where available information is incomplete. The transformer nameplate data is required and relative physical dimensions of the core are estimated. The models include a separate representation of each segment of the core, including hysteresis of the core, ${\lambda}-i$ saturation characteristic and core loss.

Zadoff-Chu sequence를 이용한 실시간 Calibration 알고리즘과 FPGA 구현 (A Novel Calibration Method Using Zadoff-Chu Sequence and Its FPGA Implementation)

  • 장재현;손철봉;양현욱;최승원
    • 디지털산업정보학회논문지
    • /
    • 제9권3호
    • /
    • pp.59-65
    • /
    • 2013
  • This paper presents a novel calibration method for a base station system adopting an antenna array. The proposed technique utilizes Zadoff-Chu sequence, which is included in the LTE pilot signal periodically, in order to compute the phase characteristic of each antenna channel. As the Zadoff-Chu sequence exhibits an excellent autocorrelation characteristic, it is possible for the receiving base station to retrieve the Zadoff-Chu sequence transmitted from each mobile terminal. In addition, we can obtain the phase characteristic of each antenna channel, which is the ultimate goal of the calibration procedure. The proposed calibration algorithm has been implemented using an FPGA (Field Programmable Gate Array). We have applied the proposed algorithm to an array consisting of 2 antenna elements for simplicity. the phase value implied to the first and second antenna path is very accurately calculated from the proposed procedure. From the experimental test, the proposed method provides accurate calibration results.

Fast Holographic Image Reconstruction Using Phase-Shifting Assisted Depth Detection Scheme for Optical Scanning Holography

  • Lee, Munseob;Min, Gihyeon;Kim, Nac-Woo;Lee, Byung Tak;Song, Je-Ho
    • ETRI Journal
    • /
    • 제38권4호
    • /
    • pp.599-605
    • /
    • 2016
  • For the implementation of a real-time holographic camera, fast and automatic holographic image reconstruction is an essential technology. In this paper, we propose a new automatic depth-detection algorithm for fast holography reconstruction, which is particularly useful for optical scanning holography. The proposed algorithm is based on the inherent phase difference information in the heterodyne signals, and operates without any additional optical or electrical components. An optical scanning holography setup was created using a heterodyne frequency of 4 MHz with a 500-mm distance and 5-mm depth resolution. The reconstruction processing time was measured to be 0.76 s, showing a 62% time reduction compared to a recent study.