1 |
R. W. Reitwiesner, 'Binary arithmetic,' in Advances in Computers, New York: Academic, vol. 1, PP. 231-308, 1966
|
2 |
Kim, 'Approximate processing for low-power digital filtering using variable canonic signed digit coefficients,' IEE Electronics Letters, vol. 36, pp. 11-13, 6th Jan. 2000
DOI
ScienceOn
|
3 |
R. I. Hartley, 'Subexpression sharing in filters using canonic signed digit multipliers,' IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 43, PP. 677-688, Oct. 1996
DOI
ScienceOn
|
4 |
M. Yagyu, A. Nishihara, and N. Fujii, 'Fast FIR digital filter structures using minimal number of adders and its application to filter design,' IEICE Trans. Fundamentals of Electronics Communications & Cornputer Sciences, vol. E79-A, PP. 1120-1129, Aug. 1996
|
5 |
R. Hawley, T. Lin, and H. Samueli, 'A silicon complier for high-speed CMOS multirate FIR digital filters,' Proc. IEEE Intemational Symposium on Circuits and Systems, San Diego, CA, pp. 1348-1351, May 1992
|
6 |
H. Samueli, 'An improved search algorithm for the design of multiplierless FIR filters with powers-of two coefficients,' IEEE Trans. Circuits and Systems, vol. 36, Jul. 1989
|
7 |
K. Hwang, Computer Arithmetic: Principles, Architecture, and Design, New York: Wiley, 1979
|