• Title/Summary/Keyword: Implementation Phase

Search Result 1,243, Processing Time 0.028 seconds

Performance Analysis of Access Channel Decoder Implemeted for CDMA2000 1X Smart Antenna Base Station (CDMA2000 1X 스마트 안테나 기지국용으로 구현된 액세스 채널 복조기의 성능 분석)

  • 김성도;현승헌;최승원
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.2A
    • /
    • pp.147-156
    • /
    • 2004
  • This paper presents an implementation and performance analysis of an access channel decoder which exploits a diversity gain due to the independent magnitude of received signals energy at each of antenna elements of a smart antenna BTS (Base-station Transceiver Subsystem) operating in CDMA2000 1X signal environment. Proposed access channel decoder consists of a searcher supporting 4 fingers, Walsh demodulator, and demodulator controller. They have been implemented with 5 of 1 million-gate FPGA's (Field Programmable Gate Array) Altera's APEX EP20K1000EBC652 and TMS320C6203 DSP (digital signal processing). The objective of the proposed access channel decoders is to enhance the data retrieval at co]1-site during the access period, for which the optimal weight vector of the smart antenna BTS is not available. Through experimental tests, we confirmed that the proposed access channel decoder exploitng the diversity technique outperforms the conventional one, which is based on a single antenna channel, in terms of detection probability of access probe, access channel failure probability, and $E_{b/}$ $N_{o}$ in Walsh demodulator.r.r.

A Study on the Design and Implementation of a DSSS-based MODEM for a Right Termination System(FTS) (대역확산방식 비행종단시스템의 모뎀설계와 구현에 관한 연구)

  • Lim Keumsang;Kim Jaehwan;Cho Hyangduck;Kim Wooshik
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.2C
    • /
    • pp.175-183
    • /
    • 2006
  • This letter proposes a Direct Sequence Spread Spectrum (DS-SS)-based Flight Termination System(FTS) and show the simulation results and implements the system using FRGAs. The DS-SS FTS has immunity interference signals and the influence of jamming signal. Moreover, a DS-SS FTS can provides effects on an authentication and encryption with spread codes. And the system uses more less power than an analog FM system. We used Reed-Solomon (32, 28) code and triple Data Encryption Standard(3DES) for error correction and data encryption. Also we used counter algorithm for unauthenticated device's attack The spread codes of In-phase channel and Quadrature channel were generated by Gold sequence generators. The system was implemented in Altera APEX20K100E FPGA for the ground system and EPF10K100ARC240-3 for the airborne system.

An Implementation of the Game Mechanics Simulator (게임메카닉스 시뮬레이터 구현)

  • Chang, Hee-Dong
    • The KIPS Transactions:PartB
    • /
    • v.12B no.5 s.101
    • /
    • pp.595-606
    • /
    • 2005
  • The scale of game development are rapidly increasing as the blockbuster games which cost $7\~20$ billion won, often appear on the markets. The game mechanics which is concentrated on technological elements of the game, necessarily requires the management of quality. In this paper, we propose a computer simulator for the quality evaluation of game mechanics which can analyze the quality accurately and economically in the design phase. The proposed simulator provides Petri net[7,8] and Smalltalk[9] for convenient modeling. The simulator gives the realistic evaluation like play test because it uses the realistic data of gameplay environment such as player action-pattern, game world map, and item DB but the previous evaluation methods can not consider the realistic gameplay environment and can only cover a limited scope of evaluation. To prove good performance of the proposed simulator, we have 80 simulations for the quality evaluation of the game mechanics of Dungeon & Dragon[13,14] in a given world map. The simulation results show that the proposed simulator can evaluate the faultlessness, optimization, and play balance of the game mechanics and gives better good performance than other evaluation methods.

Study on the Validation of the Gated Cone-Beam Computed Tomography on Radiation Therapeutic Linear Accelerator (방사선치료용 선형가속기를 이용한 Gated Cone-Beam CT의 유용성 연구)

  • Seo, Jeong-Min;Kim, Chan-Hyeong;Park, Byoung-Suk;Park, Cheol-Soo;Jang, Hyon-Chol;Kim, Joung-Dae
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.16 no.10
    • /
    • pp.6932-6939
    • /
    • 2015
  • The respiration is one of important factor in the radiation therapy. The existing commercial method of cone-beam computed tomography on LINAC does not consider respiratory motion of patient hence the images are both distorted and inaccurate. In this study, the cone-beam computed tomography images have been reconstructed from back projection radiography of specific phase on breathing cycle which concerned about respiratory movement in radiation therapy. This study investigated how different between cone-beam CT images with and without gating respiratory movement, and this paper provides that guide and implementation of gated cone-beam CT on radiation therapeutic equipment.

Design and Comparison of Digital Predistorters for High Power Amplifiers (비선형 고전력 증폭기의 디지털 전치 보상기 설계 및 비교)

  • Lim, Sun-Min;Eun, Chang-Soo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.4C
    • /
    • pp.403-413
    • /
    • 2009
  • We compare three predistortion methods to prevent signal distortion and spectral re-growth due to the high PAPR (peak-to-average ratio) of OFDM signal and the non-linearity of high-power amplifiers. The three predistortion methods are pth order inverse, indirect learning architecture and look up table. The pth order inverse and indirect learning architecture methods requires less memory and has a fast convergence because these methods use a polynomial model that has a small number of coefficients. Nevertheless the convergence is fast due to the small number of coefficients and the simple computation that excludes manipulation of complex numbers by separate compensation for the magnitude and phase. The look up table method is easy to implement due to simple computation but has the disadvantage that large memory is required. Computer simulation result reveals that indirect learning architecture shows the best performance though the gain is less than 1 dB at $BER\;=\;10^{-4}$ for 64-QAM. The three predistorters are adaptive to the amplifier aging and environmental changes, and can be selected to the requirements for implementation.

The Methodology for Performance Prediction in Architectural Design Stage of Software using Queuing Network Model (큐잉 네트웍 모델을 이용한 소프트웨어 아키텍처 설계 단계에서의 성능 예측 방법론)

  • Youn, Hyun-Sang;Jang, Su-Hyeon;Lee, Eun-Seok
    • Journal of KIISE:Software and Applications
    • /
    • v.34 no.8
    • /
    • pp.689-696
    • /
    • 2007
  • It is important issue for software architects to estimate performance of software in the early phase of the development process due to the need to verify non-functional requirements and estimation of performance in various stages of architectural design. In order to analyze performance of software, there are many approaches to translate software architecture represented by Unified Modeling Language, into analytical models. However, in the development of agent-based systems, these approaches ignore or simplify the crucial details of the underlying performance of the agent platform. In this paper, we propose performance prediction methodology for agent based system using formal semantic descriptions, and then, we transform the descriptions into queuing network model which model reflects performance of hardware and software platform. We prove the accuracy of proposed methodology using prototype implementation. The accuracy is summarized at 80%.

Design and Implementation of A Section-Specific QoE Frame for Efficient QoE Measurement (구간별 QoE 프레임을 이용한 QoE 네트워크 설계 및 구현)

  • Cho, Sungchol;Han, Li;Sun, Shimin;Jin, Xianshu;Liu, Jing;Han, Sunyoung
    • Journal of KIISE:Information Networking
    • /
    • v.41 no.4
    • /
    • pp.151-166
    • /
    • 2014
  • The present method of measuring QoE (Quality of Experience) was to measure the whole block from the server that provides service to the terminal that the client gets the service. In this way, it was possible to simply determine whether the quality of QoE was good or not, and when the quality of QoE became bad, there was no way of presenting solutions. Also, as QoE metrics are numerous, there has been no strict regulation on how to use. This study analyzed QoE metrics in the viewpoints of network and clients, subdivided the whole service into three phases including one from the server providing the service to the router, another from the router to the terminal getting the service, and the third from the service router to the client router, and presented QoE metric frames appropriate for each phase. Through this, in the KOREN-CERNET environment, this study designed and embodied QoE network and demonstrated stability of QoE network, reduction in client complaint settlement time, and content adjustment effect according to the network change.

Stakeholder's Expectations in the National Space Exploration Enterprise (우리나라 우주개발사업에서 이해당사자(Stakeholder)의 기대조건)

  • Lee, Chang-Jin
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.39 no.11
    • /
    • pp.1077-1085
    • /
    • 2011
  • Various stakeholder's expectations and constraints are to be efficiently resolved into a program consensus prior to the beginning of its substantial design processes. This study focuses on the analysis of the stakeholder's expectations in determining the design requirements at the initial stage of space exploration programs including Naro launcher and currently on-going KSLV-II program. Naro program seems to unilaterally account for the government expectations of accelerating program phase speed without making any efforts to converge various expectations from related sectors. The planning of Naro launcher is also found lack of the concept of operations (ConOps), which is of critical importance by envisaging the operational applications of end products. Similarities are found in KSLV-II program regarding the lack of implementation for stakeholder's expectations. Moreover, the government plan for KSLV-II disclosed without considering all expectations and other comments. The increase in design conflicts and program uncertainties would be unavoidable, if the government plan for KSLV-II would be insisted. It is required to modify the government plan and to establish the ConOps with the convergence of stakeholder's expectations at this early stage of the program.

Design and Implementation of Modulator Channel Card and VLSI Chip for a Wideband CDMA Wireless Local Loop System (광대역 CDMA WLL 시스템을 위한 변조기 채널 카드 및 VLSI 칩 설계 및 구현)

  • 이재호;강석봉;조경록
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.24 no.10A
    • /
    • pp.1571-1578
    • /
    • 1999
  • In this paper, we present the Modulator Channel Card and VLSI chip for the Radio Transceiver Unit (RTU) of direct sequence code division multiple access (DS-CDMA) Wireless Local Loop (WLL) System. The Modulator Channel Card is designed and implemented using ASIC's, FPGA's and DSP's. The ASIC, compliance with Common Air Interface specification proposed by ETRI, has 40K gates which is designed to operate at 32MHz, and is fabricated using $0.6\mu\textrm{m}$ CMOS process. The ASIC carries out for I- or Q- phase data channel signal processing at a time, where each data channel processing consists of channel coding, block interleaving, scrambling, Walsh modulation, Pseudo-Noise (PN) spreading, and baseband filtering. The Modulator Channel Card has been integrated as a part of RTU of WLL system and is confirmed that it meets all functional and performance requirements.

  • PDF

Implementation of persistent identification of topological entities based on macro-parametrics approach

  • Farjana, Shahjadi Hisan;Han, Soonhung;Mun, Duhwan
    • Journal of Computational Design and Engineering
    • /
    • v.3 no.2
    • /
    • pp.161-177
    • /
    • 2016
  • In history based parametric CAD modeling systems, persistent identification of the topological entities after design modification is mandatory to keep the design intent by recording model creation history and modification history. Persistent identification of geometric and topological entities is necessary in the product design phase as well as in the re-evaluation stage. For the identification, entities should be named first according to the methodology which will be applicable for all the entities unconditionally. After successive feature operations on a part body, topology based persistent identification mechanism generates ambiguity problem that usually stems from topology splitting and topology merging. Solving the ambiguity problem needs a complex method which is a combination of topology and geometry. Topology is used to assign the basic name to the entities. And geometry is used for the ambiguity solving between the entities. In the macro parametrics approach of iCAD lab of KAIST a topology based persistent identification mechanism is applied which will solve the ambiguity problem arising from topology splitting and also in case of topology merging. Here, a method is proposed where no geometry comparison is necessary for topology merging. The present research is focused on the enhancement of the persistent identification schema for the support of ambiguity problem especially of topology splitting problem and topology merging problem. It also focused on basic naming of pattern features.