• Title/Summary/Keyword: IPS system

Search Result 271, Processing Time 0.03 seconds

Study of WPS that utilizes a multi radio map (다중 라디오맵을 활용한 WPS 측위 시스템 연구)

  • Lee, Hyoun-Sup;Kim, Jin-Deog
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2014.05a
    • /
    • pp.341-343
    • /
    • 2014
  • 실내 무선 측위 시스템(IPS : Indoor Positioning System) 중 Wifi 신호를 활용하는 방식의 대부분은 측위를 수행하기 이전에 AP의 mac 정보와 수신세기를 수집 하여 radio map을 구축하고 이후 측위 과정에서 수집되는 AP의 정보와 비교하여 위치를 판단한다. 이 방식은 신호 세기의 변화가 없을 경우 실내에서 매우 높은 정확도로 측위를 수행할 수 있다. 그러나 현실세계에서는 구축된 radio map의 신호에 심각한 영향을 줄 수 있는 여러 가지 상황이 존재한다. 대표적으로 채널 간섭 현상을 둘 수 있다. radio map으로 구축되어 있는 AP의 신호 영역 내에 동일 채널 및 인접 채널을 가지는 AP 및 테더링 기기 등이 신규로 설치될 경우 기존 radio map 신호에 영향을 주어 측위 과정에서 정확도가 떨어지는 문제점이 발생하다. 본 논문에서는 앞서 언급한 문제점을 해결하기 위해 AP의 특성 정보를 다중 그리드 Radio map으로 구성하는 방안을 연구하였다. 이 다중 그리드 Radio map을 통해 측위 단계에서 수집된 AP 신호를 더욱 정확하게 분석하고 신호 변동에 능동적으로 대처할 수 있도록 구성하여 기존의 문제점을 해결할 수 있는 방안에 대하여 제안한다.

  • PDF

A Result and Analysis for Fuzz Testing of Vulnerability Assessment System (취약점 점검 시스템의 퍼즈 테스팅 결과 및 분석)

  • Kim, Yeon-Suk;Choi, Yu-Na;Yang, Jin-Seok
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2013.11a
    • /
    • pp.680-683
    • /
    • 2013
  • 방화벽, 백신, IPS, 취약점 점검 시스템 등 중요 시스템의 보안을 위해 다수의 소프트웨어들이 운용되고 있다. 그 중 취약점 점검 시스템은 중요 서버의 보안 취약점을 점검하여 사전에 보안 위협을 예방한다는 측면에서 중요하다. 그러나 서버의 취약점을 점검해주는 소프트웨어 자체에 취약점이 존재한다면 취약점 보완을 위해 도입한 시스템이 취약점을 내포하고 있는 모순된 상황을 발생시킨다. 본 논문에서는 취약점 점검 시스템의 매니저와 에이전트의 점검 패킷을 분석하여 데이터 필드에 임의의 값을 주입하는 SPIKE 기반의 퍼즈 테스팅 기법으로 매니저와 에이전트 모두에서 DoS(Denial of Service) 취약점을 발견하였다. 해당 취약점은 다수의 SQL 세션을 생성하고 시스템의 CPU 점유율을 100%로 높여 시스템의 다른 서비스조차 이용할 수 없는 상태를 보였다.

Implementation of Tone Control Module in Anchor System for Improved Audio Quality

  • Seungwon Lee;Soonchul Kwon;Seunghyun Lee
    • International Journal of Internet, Broadcasting and Communication
    • /
    • v.16 no.2
    • /
    • pp.10-21
    • /
    • 2024
  • Recently, audio systems are changing the configuration of conventional sound reinforcement (SR) systems and public address (PA) systems by using audio over IP (AoIP), a technology that can transmit and receive audio signals based on internet protocol (IP). With the advancement of IP technology, AoIP technologies are leading the audio market and various technologies are being released. In particular, audio networks and control hierarchy over peer-to-peer (Anchor) technology based on AoIP is a system that transmits and receives audio signals over a wide bandwidth without an audio mixer, creating a novel paradigm for existing audio system configurations. Anchor technology forms an audio system by connecting audio sources and output equipment with On-site audio center (OAC), a device that can transmit and receive IP. Anchor's receiving OAC is capable of receiving and mixing audio signals transmitted from different IPs, making it possible to configure a novel audio system by replacing the conventional audio mixer. However, Anchor technology does not have the ability to provide audio effects to input devices such as microphones and instruments in the audio system configuration. Due to this, when individual control of each audio source is required, there is a problem of not being able to control the input signal, and it is impossible to individually affect a specific input signal. In this paper, we implemented a tone control module that can individually control the tone of the audio source of the input device using the audio processor core in the audio system based on Anchor technology, tone control for audio sources is possible through a tone control module connected to the transmitting OAC. As a result of the study, we confirmed that OAC receives the signal from the audio source, adjusts the tone and outputs it on the tone control module. Based on this, it was possible to solve problems that occurred in Anchor technology through transmitting OAC and tone control modules. In the future, we hope that the audio system configuration using Anchor technology will become established as the standard for audio equipment.

NAWM Bus Architecture of High Performance for SoC (SoC를 위한 고성능 NAWM 버스 아키텍처)

  • Lee, Kook-Pyo;Yoon, Yung-Sup
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.9
    • /
    • pp.26-32
    • /
    • 2008
  • The conventional shared bus architecture is capable of processing only one data transaction in same time. In this paper, we propose the NAWM (No Arbitration Wild Master) bus architecture that is capable of processing several data transactions in same time. After designing the master and the slave wrappers of NAWM bus architecture about AMBA system, we confirm that most of IPs of AMBA system can be a lied without modification and the added timing delay can be neglected. from simulation we deduce that more than 50% parallel processing is possible when several masters initiate slaves in NAWM bus architecture.

Trend and Prospect of Security System Technology for Network (네트워크를 위한 보안 시스템의 기술 개발 동향 및 전망)

  • Yang, Kyung-Ah;Shin, Dong-Woo;Kim, Jong-Kyu;Bae, Byung-Chul
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.18 no.5
    • /
    • pp.1-8
    • /
    • 2018
  • The latest cyber attack utilizing advanced technologies is more rapidly advancing than developing speed of defense technology, thereby escalates the security risk. In responding to this recent threat, academia and industries are developing some sophisticated security technologies applying various methods. Based on these technologies, security systems are used in many fields. This article aims to select noticeable network security related technologies for the security systems. In particular, we compared and analyzed the trend, performance, and functions of both foreign and domestic technologies in regard to UTM having the largest portions among network security systems so far. We will also discuss the prospect for the change in network infrastructure due to the emergence of the next-generation network technology.

Innate immune recognition of respiratory syncytial virus infection

  • Kim, Tae Hoon;Lee, Heung Kyu
    • BMB Reports
    • /
    • v.47 no.4
    • /
    • pp.184-191
    • /
    • 2014
  • Respiratory syncytial virus (RSV) is the leading cause of respiratory infection in infants and young children. Severe clinical manifestation of RSV infection is a bronchiolitis, which is common in infants under six months of age. Recently, RSV has been recognized as an important cause of respiratory infection in older populations with cardiovascular morbidity or immunocompromised patients. However, neither a vaccine nor an effective antiviral therapy is currently available. Moreover, the interaction between the host immune system and the RSV pathogen during an infection is not well understood. The innate immune system recognizes RSV through multiple mechanisms. The first innate immune RSV detectors are the pattern recognition receptors (PRRs), including toll-like receptors (TLRs), retinoic acid-inducible gene-I (RIG-I)-like receptors (RLRs), and nucleotide-biding oligomerization domain (NOD)-like receptors (NLRs). The following is a review of studies associated with various PRRs that are responsible for RSV virion recognition and subsequent induction of the antiviral immune response during RSV infection.

Adaptive Memory Controller for High-performance Multi-channel Memory

  • Kim, Jin-ku;Lim, Jong-bum;Cho, Woo-cheol;Shin, Kwang-Sik;Kim, Hoshik;Lee, Hyuk-Jun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.6
    • /
    • pp.808-816
    • /
    • 2016
  • As the number of CPU/GPU cores and IPs in SOC increases and applications require explosive memory bandwidth, simultaneously achieving good throughput and fairness in the memory system among interfering applications is very challenging. Recent works proposed priority-based thread scheduling and channel partitioning to improve throughput and fairness. However, combining these different approaches leads to performance and fairness degradation. In this paper, we analyze the problems incurred when combining priority-based scheduling and channel partitioning and propose dynamic priority thread scheduling and adaptive channel partitioning method. In addition, we propose dynamic address mapping to further optimize the proposed scheme. Combining proposed methods could enhance weighted speedup and fairness for memory intensive applications by 4.2% and 10.2% over TCM or by 19.7% and 19.9% over FR-FCFS on average whereas the proposed scheme requires space less than TCM by 8%.

MCU Development Guideline based on Advanced Microcontroller Bus Architecture (Advanced Microcontroller Bus Architecture 기반의 MCU 설계 가이드라인)

  • Chanhwi, Roh;Yeonsang, Oh;Donkyu, Baek
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.27 no.6
    • /
    • pp.51-58
    • /
    • 2022
  • Microcontroller (MCU) is designed to properly utilize each module through programming by connecting various modules to Advanced Microcontroller Bus Architecture (AMBA). General-purpose MCUs are designed for consumers to use them appropriately in their research or industry area. However, in a specific area such as networking and AI autonomous vehicles, it is necessary to design MCU suitable for the field directly. However, there is a significant barrier for most consumers to directly design an MCU. In this paper, we provide a development guideline that can easily design an MCU for education or research purpose. First, we introduce AMBA system with open IPs, and we verify that the module operates properly through AMBA and interrupt operation. Finally, the MCU system is designed as an on-chip.

EC-DSA Implementation using Security SoC with built-in ECC Core (ECC 코어가 내장된 보안 SoC를 이용한 EC-DSA 구현)

  • Yang, Hyeon-Jun;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2021.05a
    • /
    • pp.63-65
    • /
    • 2021
  • This paper describes an integrated H/W-S/W implementation of elliptic curve digital signature algorithm (EC-DSA) using a security system-on-chip (SoC). The security SoC uses the Cortex-A53 APU as CPU, and the hardware IPs of high-performance elliptic curve cryptography (HP-ECC) core and SHA3 (secure hash algorithm 3) hash function core are interfaced via AXI4-Lite bus protocol. The signature generation and verification processes of EC-DSA were verified by the implementation of the security SoC on a Zynq UltraScale+ MPSoC device.

  • PDF

A Government Agency Environment Protects Information System Design using Intrusion Prevention System and Role-Base Security Policy (침입방지시스템과 역할기반 보안정책을 이용한 정부기관 정보보호 시스템 설계)

  • Ahn Joung Choul
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.14 no.6
    • /
    • pp.91-103
    • /
    • 2004
  • The survey of network firewall system has been focused on the deny policy that protects information from the unlicensed and the intrusion detection system. Government has solved several firewall problems as building the intranet separated from the intranet. However, the new firewall system would been satisfied both the denialpolicy and information share with the public, according as government recently emphasizes electronic service. Namely, it has to provide the functions such as the information exchange among divisions, partial share of information with the public, network connection and the interception of illegal access. Also, it considers the solution that protects system from hacking by inner user and damage of virus such as Worm. This Paper suggests the protects information system using the intrusion prevention system and role-based security policy to support the partial opennessand the security that satisfied information share among governments and public service.