1 |
Balobas, D., & Konofaos, N. (2015). Design and evaluation of 6T SRAM layout designs at modern nanoscale CMOS processes.
|
2 |
Cadence Inc, NC-Verilog Simulator User Guide
|
3 |
Gaisler, GRLIB IP Library User's Manual
|
4 |
Korea Energy Economics Insstitute, "World Energy Market Insight", 21-14, 2021.7.12.
|
5 |
M. Renovell, J. M. Portal, J. Figueras and Y. Zorian, "SRAM-based FPGA's: testing the LUT/RAM modules," Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270), 1998, pp. 1102-1111.
|
6 |
Synopsys Inc, VCS User Guide, 1999
|
7 |
Synopsys Inc, Design Compiler User Guide, B-2008.09, 2008
|
8 |
Synopsys Inc, IC Compiler User Guide: Implementation, B-2008.09, 2009
|
9 |
Xilinx Inc, www.xilinx.com
|