• Title/Summary/Keyword: High-order harmonics

Search Result 182, Processing Time 0.027 seconds

Highly Linear Wideband LNA Design Using Inductive Shunt Feedback

  • Jeong, Nam Hwi;Cho, Choon Sik;Min, Seungwook
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.1
    • /
    • pp.100-108
    • /
    • 2014
  • Low noise amplifier (LNA) is an integral component of RF receiver and frequently required to operate at wide frequency bands for various wireless system applications. For wideband operation, important performance metrics such as voltage gain, return loss, noise figure and linearity have been carefully investigated and characterized for the proposed LNA. An inductive shunt feedback configuration is successfully employed in the input stage of the proposed LNA which incorporates cascaded networks with a peaking inductor in the buffer stage. Design equations for obtaining low and high impedance-matching frequencies are easily derived, leading to a relatively simple method for circuit implementation. Careful theoretical analysis explains that input impedance can be described in the form of second-order frequency response, where poles and zeros are characterized and utilized for realizing the wideband response. Linearity is significantly improved because the inductor located between the gate and the drain decreases the third-order harmonics at the output. Fabricated in $0.18{\mu}m$ CMOS process, the chip area of this wideband LNA is $0.202mm^2$, including pads. Measurement results illustrate that the input return loss shows less than -7 dB, voltage gain greater than 8 dB, and a little high noise figure around 6-8 dB over 1.5 - 13 GHz. In addition, good linearity (IIP3) of 2.5 dBm is achieved at 8 GHz and 14 mA of current is consumed from a 1.8 V supply.

A Fundamental Study of VIV Fatigue Analysis Procedure for Dynamic Power Cables Subjected to Severely Sheared Currents (강한 전단 해류 환경에서 동적 전력케이블의 VIV 피로해석 절차에 관한 기초 연구)

  • Chunsik Shim;Min Suk Kim;Chulmin Kim;Yuho Rho;Jeabok Lee;Kwangsu Chea;Kangho Kim;Daseul Jeong
    • Journal of the Society of Naval Architects of Korea
    • /
    • v.60 no.5
    • /
    • pp.375-387
    • /
    • 2023
  • The subsea power cables are increasingly important for harvesting renewable energies as we develop offshore wind farms located at a long distance from shore. Particularly, the continuous flexural motion of inter-array dynamic power cable of floating offshore wind turbine causes tremendous fatigue damages on the cable. As the subsea power cable consists of the helical structures with various components unlike a mooring line and a steel pipe riser, the fatigue analysis of the cables should be performed using special procedures that consider stick/slip phenomenon. This phenomenon occurs between inner helically wound components when they are tensioned or compressed by environmental loads and the floater motions. In particular, Vortex-induced vibration (VIV) can be generated by currents and have significant impacts on the fatigue life of the cable. In this study, the procedure for VIV fatigue analysis of the dynamic power cable has been established. Additionally, the respective roles of programs employed and required inputs and outputs are explained in detail. Demonstrations of case studies are provided under severely sheared currents to investigate the influences on amplitude variations of dynamic power cables caused by the excitation of high mode numbers. Finally, sensitivity studies have been performed to compare dynamic cable design parameters, specifically, structural damping ratio, higher order harmonics, and lift coefficients tables. In the future, one of the fundamental assumptions to assess the VIV response will be examined in detail, namely a narrow-banded Gaussian process derived from the VIV amplitudes. Although this approach is consistent with current industry standards, the level of consistency and the potential errors between the Gaussian process and the fatigue damage generated from deterministic time-domain results are to be confirmed to verify VIV fatigue analysis procedure for slender marine structures.

Research on PAE of Doherty Amplifier with Low-pass Filter of Wide Stopband (광대역 특성의 LPF를 이용한 도허티 증폭기의 전력 효율 향상에 관한 연구)

  • Jung, Du-Won;Seo, Chul-Hun
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.46 no.1
    • /
    • pp.107-111
    • /
    • 2009
  • In this paper, the power added efficiency(PAE) of a Doherty amplifier has been improved by applying Photonic Bandgap(PBG) characteristics on the output of amplifier. As a result of the high order harmonics termination, excellent improvement in PAE, maximum output power as well as linearity is obtained. The PAE is improved as much as relatively 35% compared with a conventional Doherty amplifier. Moreover, size of LPF is reduced by PBG characteristics. Therefore the whole amplifier circuit size is considerably reduced by diminishing in size of the LPF as compared with a Doherty amplifier using conventional LPFs.

Simulation of Micro-SMES System using PSCAO/EMTOC (PSCAD/EMTDC를 이용한 Micro-SMES의 시뮬레이션)

  • Kim, Bong-Tae;Park, Min-Won;Seong, Ki-Chul;Yu, In-Keun
    • Proceedings of the KIEE Conference
    • /
    • 2002.07b
    • /
    • pp.1361-1363
    • /
    • 2002
  • Micro-SMES(Superconducting Magnetic Energy Storage) has been studied as an impulsive high power supply for industrial applications. Recently, electric power reliability of our country has been improved. However, there are still remaining problems which are short-duration variations like instantaneous and momentary interruption and voltage sag by nature calamity ; typhoon, lightning, snow, etc. Besides, power quality ; harmonics, goes down because of using power electronics equipments. Malfunction of controller and stop machinery, and losing important data are caused by poor power quality at a couple of second in accuracy controllers. Due to those, battery based UPS has been used, but there are several disadvantages ; long charge and discharge time, environmental problem by acid and heavy metal, and short life time. Micro-SMES is an alternative to settle problems mentioned above. However, there need huge system apparatuses in order to verify the effect of system efficiency and stability considering the size of micro-SMES, the sort of converter type, and various conditions. This paper presents a cost effective simulation method of micro-SMES and power converter, and design for micro-SMES based system using PSCAD/EMTDC.

  • PDF

Core-loss reduction on PM for IPMSM with concentrated winding (집중권을 시행한 영구자석 매입형 동기전동기의 철손 저감)

  • Lee, Hyung-Woo;Park, Chan-Bae;Lee, Byung-Song;Kim, Nam-Po
    • Proceedings of the KSR Conference
    • /
    • 2011.10a
    • /
    • pp.1832-1837
    • /
    • 2011
  • This paper presents the optimal permanent magnet shape on the rotor of an interior permanent magnet motor to reduce the core losses and improve the performance. As permanent magnet has conductivity inherently, it causes huge amount of eddy current losses by the slot harmonics with concentrated winding. This loss is roughly 100 times larger than that of distributed winding in high speed operation and it cannot be ignored, especially on traction motors. Each eddy current loss on permanent magnet has been investigated in detail by using FEM(Finite Element Method) instead of EMCNM(Equivalent Magnetic Circuit Network Method) in order to consider saturation and non-linear magnetic property. Simulation-based DOE(Design Of Experiment) is also applied to avoid large number of analyses according to each design parameter and consider expected interactions among parameters. Consequently, the optimal design to reduce the core loss on the permanent magnet while maintaining or improving motor performance is proposed by an optimization algorithm using regression equation derived and lastly, the core loss reduction on the proposed shape of the permanent magnet is verified by FEM.

  • PDF

Jitter Analysis of CMOS Ring Oscillator Due to 1/f Noise of MOSFET (MOSFET의 1/f noise에 의한 CMOS Ring Oscillator의 Jitter 분석)

  • Park Se-Hoon
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.8
    • /
    • pp.1713-1718
    • /
    • 2004
  • It has been known that 1/f noise of MOSFET is generated by the superposition of single random telelgraph signals (RTS). In this study, jitters caused by 1/f noise of MOSFET are analysed with RTS supplied to all of the nodes of the CMOS ring oscillator under investigation. Through the analysis of the variations of jitters and jitter ratios with varying values of the amplitude of RTS, it is found that the jitters and the jitter ratios are proportional to the amplitude of RTS. And the analysis of FFT of the outputs of the ring oscillator reveals that the jitters are closely related to the phase noise of the high order harmonics of the ring oscillator outputs.

A Study on the Design of Triple-tuned Filter for Line Commutated Converter HVDC (HVDC시스템 적용을 위한 Triple-tuned 필터 설계방법 연구)

  • Lee, Seong-Doo;Choi, Soon-Ho;Kim, Chan-Ki;Cha, HanJu
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.64 no.9
    • /
    • pp.1288-1296
    • /
    • 2015
  • The ac side current of a line commutated converter(LCC) high voltage direct current (HVDC) is characterized by highly non-sinusoidal waveform. If the harmonic current is allowed to flow in the connected ac network, it may cause unacceptable levels of distortion. Therefore, ac side filters are required as part of the total HVDC converter station, in order to reduce the harmonic distortion of the ac side current and voltage to acceptably low levels. The ac filters are also employed to compensate the requested reactive power because LCC HVDC also consume substantial reactive power. Among different types of filters, triple-tuned filters have been widely utilized for HVDC system. This paper presents two design methods of triple-tuned filter; equivalent method and parametric method. Using a parametric method, in particular this paper proposes a design algorithm for a triple tuned filter. Finally, the performance of the design algorithm is evaluated for a 250kV HVDC system in Jeju island. The results cleary demonstrate the effectiveness of proposed design method in harmonics reduction.

Research of PAE and linearity of Power amplifier Using EER and Metamaterial (EER 및 메타구조를 이용한 전력증폭기의 선형성 및 효율 개선)

  • Jung, Du-Won;Seo, Chul-Hun
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.47 no.2
    • /
    • pp.80-85
    • /
    • 2010
  • In this paper, the efficiency of power amplifier has been maximized by the application of EER structure, and the linearity has been improved by using metamaterial structure. This paper has proposed a design of power amplifier in class-F to get the PAE, and to control dynamic power using envelope detector. CRLH structure gets high-linearity by removing harmonics arisen from the mismatching of matching circuit. The PAE and the 3rd order IMD have been improved 5.93 %, 12.83 dB compared with those of conventional Class-F amplifier, respectively.

KSLV-I FTS 수신기용 Tone Filter 설계

  • Hwang, Soo-Seul;Lim, You-Chol;Lee, Jae-Deuk
    • Aerospace Engineering and Technology
    • /
    • v.3 no.2
    • /
    • pp.104-115
    • /
    • 2004
  • In this study, contains Design and Simulation data for Tone filter applied to the KSLV-1 FTS Receiver. Received Signal contains unwanted Noise and Jitter which should be eliminated by any kind of filters. In the design of KSLV-1 FTS Receiver, two different type of filters are used. One is Low-Pass Filter for rejecting high order harmonics and another is Tone Filter for sorting pure original signal in the mixed demodulate Signals. For the purpose of this development, various kinds of filter are studied and simulated for finding adequate type of filter.

  • PDF

Harmonic Evaluation of An Imported IAT(Intra Airport Transit) System in Incheon International Airport (인천 국제공항청사 경전철 도입에 따른 고조파 영향 분석)

  • Lee Jun-Kyong;Lee Seung-Hyuk;Kim Jin-O;Jung Hyun-Soo
    • Proceedings of the KSR Conference
    • /
    • 2005.05a
    • /
    • pp.788-793
    • /
    • 2005
  • This paper presents harmonic evaluation of an IAT(Intra Airport Transit) system in Incheon International Airport. It will be used electric vehicles with 80 kW per car that are produced Mitsubishi Heavy Industries Ltd, and one car is constructed with SIV(Static Inverter), VVVF(Variable Voltage and Variable Frequency) and two induction motor. The operated vehicles in the IAT system are rapidly changing DC load, and at a feeding substation, 3-phase electric power is transferred to DC 750 V by rectifier. Since, vehicles are also changing continuously, the voltages for the DC load fluctuate in the IAT system, and moreover, the fluctuating voltages generate high-order harmonics. This means that there is the difficulty in maintaining power quality in KEPCO systems' side. Therefore, the power quality of the IAT system in Incheon International Airport is evaluated using PSCAD/EMTDC simulator in the paper. The THD(Total Harmonic Distortion) of voltages and TDD(Total Demand Distortion) of currents, indices are calculated for the IAT system using the results of PSCAD/EMTDC dynamic simulation.

  • PDF