• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2003년도 International Meeting on Information Display
• /
• pp.105-108
• /
• 2003

A new high speed addressing method is proposed to reduce the addressing time below lus per line in AC PDP. In this method, the priming discharge is used to achieve a high speed addressing without adding an auxiliary electrode. Two different types of priming discharges were studied to achieve a high speed addressing and also reduce the inherent light output caused by the priming discharge in order to improve the contrast ratio characteristics. In the panel experiment, the addressing was successfully done with a lus address pulse width in the new method and the better contrast ratio was achieved in the Y-A priming rather than the Y-X priming case even though the reduction of the address period was smaller than that of the Y-X priming due to the extra address time for the priming discharges.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2007년도 7th International Meeting on Information Display 제7권2호
• /
• pp.1181-1184
• /
• 2007

The new self-priming addressing driving scheme was proposed to improve an address discharge time lag. It utilizes the priming effect maintaining the priming ramp discharge during an address period and the address discharge time lag is significantly improved. In this study, the basic characteristics of the priming ramp discharge are presented.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제54권6호
• /
• pp.269-273
• /
• 2005

In order to achieve high efficiency and low cost, new high-speed addressing method is suggested. This can be implemented by reducing the address discharge time lag through the priming effect. This paper suggests a new ADR(Address During Reset) driving method which provides priming particles by a separated driving method without adding auxiliary electrode or auxiliary discharge. The experimental results show an approximately 100ns reduction in the formative delay time of address discharge and a reduction in jitter of over 200ns. Also, due to enough time being available for reset, there was a reduction of about 29$\%$ in linht emitted during the reset period considerably.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2007년도 7th International Meeting on Information Display 제7권1호
• /
• pp.115-118
• /
• 2007

Luminous efficacy of 6.0 lm/W has been realized by introducing a spatial positive column discharge together with delayed D pulses, shared sustain pulse voltage, and low sustain frequency drive. Also a high speed addressing of $0.25{\mu}s$ was achieved. The luminance was $157cd/m^2$, which is high enough for a 260-in. FHD display.

• Journal of Ubiquitous Convergence Technology
• /
• 제1권1호
• /
• pp.42-46
• /
• 2007

In this paper, we proposed an efficient short address allocation mechanism for WiBEEM devices using NAA(Next Address Available) algorithm. The proposed addressing mechanism is based upon the NAA information that is delivered over the beacons every time it is transmitted at the beginning of each super-frame. The NAA-based addressing mechanism is not a systematic way of allocating short addresses to newly joining devices and thus tree-routing cannot be supported. However, it has great advantages when U-City core services including U-Parking Lot System or ATIS(Advanced Traveler Information System) services that require high-speed mobility are considered. Moreover, the proposed addressing mechanism can provide significant expandability of the wireless network to various applications and fast device discovery.

• 조명전기설비학회논문지
• /
• 제23권2호
• /
• pp.45-52
• /
• 2009

본 연구는 Full-HD급 PDP의 고속 구동 구현을 위한 새로운 구동 방식에 관한 연구이다. 새로운 SPA (self-priming address) 구동 파형은 어드레스 구간에서 지속적인 프라이밍 방전을 유지하여 하전 입자 효과를 이용하여 어드레스 방전 지연 시간을 개선하기 위하여 제안되었다. 본 연구에서는 프라이밍 방전의 기본 특성에 대해 조사하였으며, 안정적인 프라이밍 방전을 유지할 수 있는 초기화 펄스 및 프라이밍 램프 펄스를 도출하였다. 특히, 프라이밍 램프 펄스의 기울기가 0.1[$V/{\mu}s$]의 미약한 프라이밍 방전의 경우에 대해서도 기존 방식의 1.2[${\mu}s$]의 어드레스 방전 지연 시간을 0.8[${\mu}s$]로 획기적으로 개선할 수 있는 것을 확인하였다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2007년도 추계학술대회 논문집
• /
• pp.215-217
• /
• 2007

Recently, the demand for high definition TV is being increased by beginning of the digital broadcasting. The higher resolution of PDP is, the longer addressing time become, then, the sustain period for display image decreases. Because of the reason, dual-scan method which synchronously write information of an image on top and bottom of the screen is used for the high definition PDP. However, as the price competition of PDP becomes severe, we can`t avoid turning to a single-scan method which uses only a half of an expensive address IC. Accordingly, the sustain period becomes much shorter than prior method. In case of XGA level, it is impossible to display, eventually. In this paper, we are going to prove usefulness by realizing negative reset waveform and the driving circuit for high speed addressing.

• 한국광학회:학술대회논문집
• /
• 한국광학회 1999년도 제16회 광학 및 양자전자 학술발표회Proceedings of 16th Optics and Quantum Electronics Conference, 1999
• /
• pp.204-205
• /
• 1999

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.I
• /
• pp.647-650
• /
• 2005

A new driving scheme, Address and Display Period Complex Driving for Expanding Gray Scale(ACE), is proposed by mixing Address Display period Separated(ADS) and Address While Display(AWD). In this method scan lines are divided in blocks driving by AWD and scan lines in block progress sequential high speed addressing. ADS driving get accomplished in low gray level for expanding gray scale. Scan time is reduced and the number of subfields is increased by high speed addressing of ACE. That expands the gray scale and decreases the dynamic false contour. Also, that improves contrast by using ramp reset.

• KIEE International Transactions on Electrophysics and Applications
• /
• 제5C권5호
• /
• pp.183-190
• /
• 2005

In order to drive the high-density plasma displays, a high-speed driving technology must be researched. In this experiment, the relationship between the width of the address electrode and high-speed driving is analyzed using the Vt close curve and the panel structure for high-speed driving is proposed. In addition we show that the wider the width of the address electrode is, the narrower the width of the scan pulse becomes. Therefore, we could achieve the minimum data voltage of 50.1V at a scan pulse width of $1.0/{\mu}s$ and a ramp voltage of 210V at an address electrode width of $180/{\mu}m$ for the high-speed driving 4-inch test PDP.