• 제목/요약/키워드: High Performance Router

Search Result 67, Processing Time 0.032 seconds

Mean Transfer Time for SCTP and TCP in Single-homed Environment considering Packet Loss (싱글홈드 환경에서 패킷 손실을 고려한 SCTP와 TCP의 평균 전송 시간)

  • Kim, Ju-Hyun;Lee, Yong-Jin
    • 대한공업교육학회지
    • /
    • v.33 no.1
    • /
    • pp.233-248
    • /
    • 2008
  • Stream Control Transmission Protocol(SCTP) is a new transport protocol that is known to provide improved performance than Transmission Control Protocol(TCP) in multi-homing environment that is having two and more IP addresses. But currently single-homed computer is used primarily that is having one IP address. To identify whether mean transfer time for SCTP is faster that for TCP in single-homed environment considering packet loss, we make up real testbed regulating the bandwidth, delay time and packet loss rate on router and observe the transfer time. We write server and client applications to measure SCTP and TCP mean transfer time by C language. Analysis of these experimental results from the testbed implementation shows that mean transfer time of SCTP is not better than performance of TCP in single homed environment exceptional case. Main reasons of performance are that SCTP compared to TCP stops transmitting data by timeout and data transmission is often delayed when SACK congestion happens. The result of study shows that elaborate performance tuning is required in developing a new SCTP module or using a implemented SCTP module.

A Novel Global Mobility Management Scheme for Multicasting Service Support in Proxy Mobile IPv6 Networks (프록시 모바일 IPv6 네트워크에서 멀티캐스팅 서비스 지원을 위한 글로벌 이동성관리 기법)

  • Park, Jongsun;Kim, Jongyoun;Jeong, Jongpil
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.12 no.6
    • /
    • pp.229-240
    • /
    • 2012
  • The development of multimedia applications followed by development of high-speed networks has improved the performance of mobile devices with high transfer speed broadband. Mobile internet access has made possible seamless indoor and outdoor mobile multicast services. Multicasting services are used to support efficient group communications. However, mobile multicasting services have two constraints: tunnel convergence and handover latency. Many protocols and handover methods have been proposed to address these problems. The inter-LMA optimized handover model for multicasting services has previously been proposed for PMIPv6-based networks. The proposed model removes the tunnel convergence issue and reduces router processing costs. It also makes possible the performance of fast handover operations with adaptive transmission mechanisms. In addition, the proposed scheme exhibits low packet delivery costs and handover latency in comparison with existing schemes, and ensures fast handover when moving the inter-LMA domain

High Performance SoC On-chip-bus Architecture with Multiple Channels and Simultaneous Routing (다중 채널과 동시 라우팅 기능을 갖는 고성능 SoC 온 칩 버스 구조)

  • Lee, Sang-Hun;Lee, Chan-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.4
    • /
    • pp.24-31
    • /
    • 2007
  • Up to date, a lot of bus protocol and bus architecture are released though most of them are based on the shared bus architecture and inherit the limitation of performance. SNP (SoC Network Protocol), and hence, SNA (SoC Network Architecture) which are high performance on-chip-bus protocol and architecture, respectively, have been proposed to solve the problems of the conventional shared bus. We refine the SNA specification and improve the performance and functionality. The performance of the SNA is improved by supporting simultaneous routing for bus request of multiple masters. The internal routing logic is also improved so that the gate count is decreased. The proposed SNA employs XSNP (extended SNP) that supports almost perfect compatibility with AMBA AHB protocol without performance degradation. The hardware complexity of the improved SNA is not increased much by optimizing the current routing logic. The improved SNA works for IPs with the original SNP at its best performance. In addition, it can also replace the AMBA AHB or interconnect matrix of a system, and it guarantees simultaneous multiple channels. That is, the existing AMBA system can show much improved performance by replacing the AHB or the interconnect matrix with the SNA. Thanks to the small number of interconnection wires, the SNA can be used for the off-chip bus system, too. We verify the performance and function of the proposed SNA and XSNP simulation and emulation.

Design and Implementation of Total Management System for Internet Devices and PC Resources Management in School (교내 인터넷 장비 및 PC 자원 관리를 위한 통합 관리 시스템의 설계 및 구현)

  • Ahn, Seong-Jin
    • Journal of The Korean Association of Information Education
    • /
    • v.5 no.3
    • /
    • pp.364-373
    • /
    • 2001
  • In this paper, I have designed and implemented the total management system to integrate PC and communications device operation of elementary, middle, and high school. The proposed system gives system information management, network information management, and remote management for PC and circuit management and performance analysis function for a router. For PC management, it supports system and network configuration information monitoring and current screen view of PC by remote screen capture. For network management, it provides gathering information of a line interface and analysis function such as utilization by polling. Thru total management system, system manager of teacher can have integrated operations of computerized resources in school by collecting and monitoring information of PCs and network elements.

  • PDF

Improvement of Handoff-state and QOS in Wireless Environment

  • Jeong, You-Sun;Choe, U-Gin
    • Journal of information and communication convergence engineering
    • /
    • v.8 no.1
    • /
    • pp.1-5
    • /
    • 2010
  • In this paper, we propose for improving QoS in wireless micro cellular network using Cellular-IP/PRC(Paging Route Cache) with Paging Cache and Route Cache in Cellular-IP and propose for performance of realtime and non-real time handoff service using Handoff state machine Paging Route Cache. Although the Cellular-IP/PRC technology is devised for mobile internet communication, it bas its vulnerability in frequent handoff environment. On the other hand, Cellular IP combines the capability of cellular networks to provide high performance handoff and efficient location management of active and idle mobile users with the inherent flexibility, robustness and scalability found in IP networks. Also Cellular-IP/PRC use semi-soft handoff. During semi-soft hand off a mobile host may be in contact with either of the old and new base stations and receive packets from them. Packets intended to the mobile node are sent to both base stations and buffered, so when the mobile host eventually moves to the new location it can continue to receive packets without interruption. It should be suitable for realtime service such as multimedia traffic. But, much waste of resource will occur in this method, especially for non-real time services such as FTP and E-mail. Therefore, a new algorithm that performs different handoff according to characteristic of each traffic by use of reserved field in IP packet is proposed in this thesis. This hand off state machine using differentiated handoff improves quality of services in Cellular-IP/PRC. Suggested algorithm shows better performance than existing technology in wireless mobile internet communication environment. Matlab simulation results are improving QoS, show call drop and call blocking provided to Paging Router Cache during handoff state machine in Cellular-IP/PRC.

A Parallel IP Address Lookup Scheme for High-Speed Routers (고속의 라우터를 위한 병렬 IP 주소 검색 기법)

  • Park, Jae-hyung;Chung, Min-Young;Kim, Jin-soo;Won, Yong-gwan
    • The KIPS Transactions:PartA
    • /
    • v.11A no.5
    • /
    • pp.333-340
    • /
    • 2004
  • In order that routers forward a packet to its destination, they perform IP address lookup which determines the next hop according to the packet's destination address. In designing high speed routers, IP address lookup is an important issue. In order to design high speed routers, this paper proposes a parallel IP lookup scheme which consists of several IP lookup engines without any modification of already fabricated indirect IP lookup chipsets. Also, we propose a simple rule for partitioning IP prefix entries In an overall forwarding table among several IP lookup engines. And we evaluate the performance of the proposed scheme in terms of the memory size required for storing lookup information and the number of memory accesses on constructing the forwarding table. With additional hardware logics, the proposed scheme can reduce about 30% of the required memory size and 80% of the memory access counts.

Mini-Bin Based Implementation Complexity Improvement in Fair Packet Schedulers (공정 패킷 스케줄러에서 미니빈 기반 구현 복잡도 개선)

  • Kim, Tae-Joon;Kim, Hwang-Rae
    • Journal of Korea Multimedia Society
    • /
    • v.9 no.8
    • /
    • pp.1020-1029
    • /
    • 2006
  • Realization of high-capacity quality-of-service router needs fair packet schedulers with a lower complexity. Timestamp based fair packet schedulers have the ideal complexity of O(log V), where V is the maximum number of admitted flows, but it has been recently reduced to O(1) using bin concept. However, the latency property was deteriorated and the bandwidth utilization was also declined. In addition, traffic flows requiring strong delay bound may not be admitted. To overcome these problems, this paper proposes a Mini-Bin based Start-Time (MBST) scheduler with variable complexity and evaluates its performance. The MBST scheduler uses the timestamp calculation scheme of start-time based schedulers to enhance the bandwidth utilization and also introduces mini-bin concept to improve the latency, The performance evaluation shows that the proposed scheduler can reduce the complexity of the legacy start-tine based schedulers by $1.8{\sim}5$ times without deteriorating the bandwidth utilization property.

  • PDF

Slective Buffering Macro Handover Which Applies The F-SNOOP in Hierarchical structure (계층 구조에서 F-SNOOP을 적용한 선택적 버퍼링 매크로 핸드오버)

  • Ahn Chi-Hyun;Kim Dong-Hyun;Kim Hyoung-Chul;Ryou Hwang-Bin;Lee Dae-Young;Jun Kye-Suk
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.5B
    • /
    • pp.413-420
    • /
    • 2006
  • HMIPv6 is designed to reduce the signaling load to external network and improve handover speed of MN by including Mobility Anchor Point(MAP) in local handover. However in this case of macro handover, it's just used pervious MIPv6 handover algorithm. So, it occurs packet loss and transmission delay problem. In this paper, we propose the mechanism applying the HMIPv6 for Fast Handover to choose suitable to the condition buffering handover. The condition for the selection is result distance measurement between MN and CN, between MN and NAR. Furthermore, using F-SNOOP protocol, it is possible to improve wireless network performance. Wireless network has high Bit Error Rate(BER) characteristic because of path loss, fading, noise and interference. TCP regards such errors as congestion and starts congestion control. This congestion control makes packet transmission rate low. However, F-SNOOP improves TCP performance based on SNOOP and Freeze TCP that use Zero Window Advertisement(ZWA) message when handoff occurs in wireless network.

High-speed W Address Lookup using Balanced Multi-way Trees (균형 다중 트리를 이용한 고속 IP 어드레스 검색 기법)

  • Kim, Won-Iung;Lee, Bo-Mi;Lim, Hye-Sook
    • Journal of KIISE:Information Networking
    • /
    • v.32 no.3
    • /
    • pp.427-432
    • /
    • 2005
  • Packet arrival rates in internet routers have been dramatically increased due to the advance of link technologies, and hence wire-speed packet processing in Internet routers becomes more challenging. As IP address lookup is one of the most essential functions for packet processing, algorithm and architectures for efficient IP address lookup have been widely studied. In this paper, we Propose an efficient I address lookup architecture which shows yeW good Performance in search speed while requires a single small-size memory The proposed architecture is based on multi-way tree structure which performs comparisons of multiple prefixes by one memory access. Performance evaluation results show that the proposed architecture requires a 280kByte SRAM to store about 40000 prefix samples and an address lookup is achieved by 5.9 memory accesses in average.

Design of Hybrid Parallel Architecture for Fast IP Lookups (고속 IP Lookup을 위한 병렬적인 하이브리드 구조의 설계)

  • 서대식;윤성철;오재석;강성호
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.5
    • /
    • pp.345-353
    • /
    • 2003
  • When designing network processors or implementing network equipments such as routers are implemented, IP lookup operations cause the major impact on their performance. As the organization of the IP address becomes simpler, the speed of the IP lookup operations can go faster. However, since the efficient management of IP address is inevitable due to the increasing number of network users, the address organization should become more complex. Therefore, for both IPv4(IP version 4) and IPv6(IP version 6), it is the essential fact that IP lookup operations are difficult and tedious. Lots of researcher for improving the performance of IP lookups have been presented, but the good solution has not been came out. Software approach alleviates the memory usage, but at the same time it si slow in terms of searching speed when performing an IP lookup. Hardware approach, on the other hand, is fast, however, it has disadvantages of producing hardware overheads and high memory usage. In this paper, conventional researches on IP lookups are shown and their advantages and disadvantages are explained. In addition, by mixing two representative structures, a new hybrid parallel architecture for fast IP lookups is proposed. The performance evaluation result shows that the proposed architecture provides better performance and lesser memory usage.