• The Transactions of the Korea Information Processing Society
• /
• v.7 no.6
• /
• pp.1941-1948
• /
• 2000

Multistage interconnection networks (MINs) have been recognized as an efficient interconnection network for high-performance computer systems and also have been recently identified to be effective for a switching fabric of new communication structures - gigabit ethernet switch, terabit router, and ATM (asynchronous transfer mode). While lots of models analyzing the performance of MINs have been proposed, they are either inaccurate or, even if accurate, very complex for the analysis. In this paper, we propose an extremely simple mode for evaluating the multibuffered MIN with small clock cycles based on the approximation approach. Comprehensive computer simulation shows that the proposed model is very accurate in terms of the throughput and mean delay. Furthermore, it significantly reduces the computing overhead due to its simplicity.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.36 no.1A
• /
• pp.67-72
• /
• 2011

There are lots of researches for mobility of MS(mobile station) in All IP based network. Specially, NEMO(NEwork MObility) is not supporting mobility of each MS but supporting mobility of network that include group of MS. Some research try to overcome limitation of wireless with the protocol in wired state and it maintains the performance such as wire environment. There are no researches about multicast with reliability in NEMO. Therefore, this paper suggests efficient algorithm to solve problems when RMTP(Reliable Multicast Transport Protocol) apply to NEMO environment to support high reliability with multicast. And this paper shows the better performance of proposed algorithm for delay and transmission rate between AR and TLMR comparing with RMTP in NEMO.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.11
• /
• pp.108-116
• /
• 2013

The input buffer in Network on Chip (NoC) router plays a key role in on-chip-network performance, which is utilized in flow control and virtual channel. However, increase in area and power due to input buffers as the network size gets larger is becoming severe. To solve this problem, a bufferless deflection routing without input buffer was suggested. Since the bufferless deflection routing shows poor performance at high network load, other approaches which combine the deflection routing with small size side buffers were also proposed. Nonetheless these new methods still show deficiencies caused by frequent path collisions. In this paper, we propose a modified deflection routing technique using a location based priority. In comparison with existing deflection routers, experimental results show improvement by 12% in throughput with only 3% increase in area.

• Proceedings of the IEEK Conference
• /
• 2000.11a
• /
• pp.213-216
• /
• 2000

In this paper, we propose a new scheme which improves the IP address lookup time. The new scheme is composed of two core technologies, named the prefix alignment and the prefix distance ordering. Now, as the Internet is being used commonly by improving the data transmission capacity, the need for enlarging the bandwidth of the Internet is on the rise. IP address lookup performance problem is an important obstacle in the router executing high speed packet forwarding. This results from the fact that the prefixes routing table is composed of and the traffic being processed in unit time are largely on the increase. The proposed lookup scheme is divided into two parts in technology, the one is the algorithm forming a routing database(routing table), the other is the lookup procedure in the actual packet processing.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.28 no.9A
• /
• pp.663-668
• /
• 2003

With the advent of high speed networking technology, computers connected to the high-speed networks tend to consume more of their CPU cycles to process data. So one of the solutions to improve the performance of the computers is to reduce the CPU cycles for processing the data. As the consumption of the CPU cycles is increased in proportion to the number of the packets per second to be processed, reducing the number of the packets per second by increasing the length of the packet is one of the solutions. In order to meet this requirement, two types of jumbo packets such as jumbograms and jumbo frames have already been standardized or being discussed. In case that the jumbograms and general packets are interleaved and scheduled together in a router, the jumbogrms may deteriorate the QoS of the general packets due to the transfer delay. They also frequently exhaust the memory with storing the huge length of the packets. This produces the congestion state easily in the router that results in the loss of the packets. In this paper, we analyze the problems in processing the jumbo packets and suggest a noble solution to overcome the problems.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.13 no.11
• /
• pp.2447-2458
• /
• 2009

Ad hoc wireless networks operate without any infrastructure where a node can be a source and a router at the same time. This indispensably requires high throughput and low delay performance throughout the wireless network coverage span, particularly under heavy traffic conditions. Recent research on using multiple antennas in beam-forming or multiplexing modes over a wireless channel has shown promising results in terms of high throughput and low delay. Directional antennas have shown to increase spatial reuse by allowing multiple transmitters and receivers to communicate using. directional beams as long as they do not significantly interfere with each other. However directional antenna performance asymptotically approaches the omni-directional performance in a high density ad hoc network. Simulation results in QualNet validate that average throughput and packet corruption ratio of directional antenna approach omni-directional performance. Moreover, we further highlight some important issues pertaining to the directional antenna performance in wireless networks.

• Proceedings of the IEEK Conference
• /
• 2006.06a
• /
• pp.991-992
• /
• 2006

Multiprocessor system is efficient and high performance architecture to overcome a limitation of single core SoC. In this paper, we propose a multiprocessor SoC (MPSoC) architecture which provides the low complexity and the high performance. The dynamic routing scheme has a serious problem in which the complexity of routing increases exponentially. We solve this problem by making a cluster with several PEs (Processing Element). In inter-cluster network, we use deterministic routing scheme and in intra-cluster network, we use dynamic routing scheme. In order to control the hierarchical network, we propose efficient router architecture by using smart crossbar switch. We modeled 2-D mesh topology and used simulator based on C/C++. The results of this routing scheme show that our approach has less complexity and improved throughput as compared with the pure deterministic routing architecture and the pure dynamic routing architecture.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.41 no.2
• /
• pp.238-240
• /
• 2016

Recently, the improvement in the data communication networks in terms of availability and reliability is emerging as a critical issue. In this context, the high availability and reliability of routers that control data flow and routing path between networks on the data communication network are being recognized as critical problems. Many methods for providing high availability to minimize the loss cost caused by the failure of a router are being studied. This paper proposed a BGP session takeover method using the Docker to support the high availability of the BGP session and to improve the takeover performance.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2005.05a
• /
• pp.1397-1400
• /
• 2005

Multiprotocol Label Switching is an initiating IETF that integrated Layer2 information network links(bandwidth, latency, utilization) to Layer 3(IP) with a particular autonomous system(or ISP) in order to simplify and improve IP-packet exchange. MPLS gives network operators a grate deal of flexibility to divert and route traffic around link failures, congestion, and bottlenecks. The MPLS has advantages that will be able to solve existing problem of Network that ISP have had IP, QoS, Gigabit forwarding and traffic engineering. The purpose of this study is to measure Access-list and the capacities of PE Router that would operate as MPLS. Many ISP using MPLS service to handle high-speed internet traffic with apply to firewall in future.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.33 no.4A
• /
• pp.377-386
• /
• 2008

In this paper, a new handover management scheme has been proposed to reduce handover latency and to support fast handover without packet losses, so that it may be applicable to the wireless mobile Internet system such as IPv6-based WiBro system. To minimize the handover latency in processing of movement detection, we propose the handover management scheme which simplifies the handover message exchanging procedure between mobile subscriber station (MSS) and network by integrating layer 2 and layer 3 handovers efficiently based on the layer2 information. To reduce the processing delay from new care-of-address (NCoA) configuration during handover, we propose that NCoA is created, distributed and managed by new access control router (NACR). In addition, in order to minimize the packet transmission delay and eliminate the packet losses, the proposed scheme employs a crossover router (CR) which is upper network located over PACR and NACR and employs the packet buffering for MSS. The simulation study shows that the proposed scheme achieves loss-free packet delivery and low latency in the environment of narrow overlapped cell area or high velocity of the MSS, comparing the performance with the conventional schemes.