A Simple Approximation Method for Analyzing MIN Based Switching Architecture

MIN기반 교환기 구조를 분석하기 위한 간단한 근사화 방법 연구

  • 최원제 (성균관대학교 대학원 전기전자 및 컴퓨터공학부) ;
  • 추현승 (성균관대학교 전기전자 및 컴퓨터공학부) ;
  • 문영성 (숭실대학교 컴ㅍ퓨터학부)
  • Published : 2000.06.01

Abstract

Multistage interconnection networks (MINs) have been recognized as an efficient interconnection network for high-performance computer systems and also have been recently identified to be effective for a switching fabric of new communication structures - gigabit ethernet switch, terabit router, and ATM (asynchronous transfer mode). While lots of models analyzing the performance of MINs have been proposed, they are either inaccurate or, even if accurate, very complex for the analysis. In this paper, we propose an extremely simple mode for evaluating the multibuffered MIN with small clock cycles based on the approximation approach. Comprehensive computer simulation shows that the proposed model is very accurate in terms of the throughput and mean delay. Furthermore, it significantly reduces the computing overhead due to its simplicity.

Keywords

References

  1. C.L. Wu and T.Y. Feng, 'On a class of Multistage Interconnection Networks,' IEEE Trans. on Computers, Vol.C-29., pp.694-702, August 1980
  2. CCITT Recommendation I.121, 'Broadband aspects of ISDN' Blue Book, Vol.Ⅲ,7, Geneva, Switzerland, 1989
  3. J.S. Turner. 'Design of an integrated services packet networks,' Ninth Data Commun. Symp., in ACM SigComm Comput, Commun, Rev., Vol.15, pp 124-133. Sept. 1985
  4. Muh-rong Yang and GnoKou Ma, 'BATMAN . A New Architectural Design of a Very Large Next Generation Gigabit Switch,' IEEE International Conference on Communications. Vol.2/3. pp740-744, May 1997 https://doi.org/10.1109/ICC.1997.609980
  5. H. Rudm, 'The ATM-Asynchronous Transfer Mode,' Computer Networks and ISDN Systems, Vol. 24, pp.277-278, 1992
  6. Y. Mun and H.Y. Youn, 'Performance Analysis of Finite Buffered Multistage Interconnection Networks,' IEEE Trans. on Computers, pp 153-162, Feb. 1994 https://doi.org/10.1109/12.262120
  7. J.Ding and L.N. Bhuyan, 'Performance evaluation of multistage interconnection networks with finite buffers,' Int'l. Conf. On Parallel Processing, pp.592-595, August 1991
  8. H.Y. Youn and Y. Mun, 'On Multistage Interconnection Networks with Small Clock Cycles,' IEEE Trans. on Parallel and Distributed Systems, pp.86-93, Jan. 1995 https://doi.org/10.1109/71.363408
  9. H.Y. Youn and H. Choo, 'Performance Enhancement of Multistage Interconnection Networks with Unit Step Buffering,' IEEE Trans on Commun. Vol.47, No.4, April 1999 https://doi.org/10.1109/26.764935
  10. T. Lin and L Kleinrock, 'Performance Analysis of Finite-Buffered Multistage Interconnection Networks with a General Traffic Pattern ' ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, San Diego, CA. pp. 68-78, May 21-24, 1991 https://doi.org/10.1145/107971.107980
  11. H.Y. Youn and H. Choo. 'Packet Switched :'Multistage Interconnection Networks with Multiple Packet Movement Per Network Cycle,' International Conf. Parallel and Distributed Computing Systems. pp.183-188, Sept. 1995