• 한국신재생에너지학회:학술대회논문집
• /
• 2009.06a
• /
• pp.168-168
• /
• 2009

고효율 실리콘 이종접합 태양전지 제작을 위한 요소기술 중 a-Si:H/c-Si 간의 계면 안정화는 태양전지 효율에 중요한 역할을 한다. 본 연구에서는 n-type 결정질 실리콘 기판을 사용하여, 소수전하들의 재결합을 방지하고, 계면 안정화를 실행하는 방안으로 실리콘 기판 습식 세정을 수행하였다. 반도체 공정에서 일반적으로 알려진 RCA 세정기법에 HF 세정을 마지막공정으로 추가하여 자연 산화막과 기타 불순물을 더욱 효과적으로 제거할 수 있도록 실험을 진행하였다. 마지막 공정으로 추가된 HF 세정에 의한 a-Si:H/c-Si 계면 안정화 효과를 관찰하기 위하여 HF농도와 HF 세정시간에 따른 소수반송자 수명을 측정하였다. 또한 HF 세정 이후 공정의 영향을 확인하기 위하여 PE-CVD법으로 a-Si:H 박막 증착 이전 실리콘 기판의 온도와 상온에서 머무는 시간에 따른 a-Si:H/c-Si 계면안정화 특성을 분석하였다. 본 실험을 통해 HF세정공정이 계면특성에 미치는 영향을 확인하였으며 실리콘 기판 습식 세정이 이종접합태양전지 특성에 미치는 영향을 분석하였다.

• 한국신재생에너지학회:학술대회논문집
• /
• 2011.05a
• /
• pp.103.1-103.1
• /
• 2011

실리콘 이종접합 태양전지에서 계면 결함 밀도는 효율을 결정하는데 가장 중요한 요인으로 작용한다. 계면 결함은 캐리어의 재결합 위치로 작용하여, 계면 결함 밀도가 증가하면 재결합 속도가 증가하게 된다. 흡수층으로 사용되는 실리콘 웨이퍼 (결정질 실리콘)를 가능한 깨끗하게 세정함으로써, 또한 emitter로 쓰이는 비정질 실리콘을 낮은 데미지로 증착하여 계면 결함 밀도를 감소 시킬 수 있다. 이러한 계면 결함 밀도의 감소가 어떠한 변화로 인해 태양전지 특성에 영향을 주는지 시물레이션을 통해 알아보았다. n-type 웨이퍼에 p-type 비정질 실리콘을 emitter로 하여 TCO/p/i/n-type wafer/i/n/TCO/metal의 구조를 적용했고, wafer 전면과 i로 쓰인 무첨가된 비정질 실리콘 간의 계면 결함 밀도를 변수로 적용했다. 그 결과, 계면 결함 밀도가 감소함에 따라 재결합이 감소하여 태양전지 특성이 증가하는 측면도 있지만, 흡수층의 장벽 (barrier height)이 높아져 재결합을 더욱 감소시킴으로 인해 태양전지 특성이 증가함을 알 수 있었다.

• Korean Journal of Materials Research
• /
• v.30 no.12
• /
• pp.660-665
• /
• 2020

Silicon heterojunction solar cells can achieve high conversion efficiency with a simple structure. In this study, we investigate the passivation characteristics of VOx thin films as a hole-selective contact layer using ALD (atomic layer deposition). Passivation characteristics improve with iVoc (implied open-circuit voltage) of 662 mV and minority carrier lifetime of 73.9 µs after post-deposition annealing (PDA) at 100 ℃. The improved values are mainly attributed to a decrease in carbon during the VOx thin film process after PDA. However, once it is annealed at temperatures above 250 ℃ the properties are rapidly degraded. X-ray photoelectron spectroscopy is used to analyze the chemical states of the VOx thin film. As the annealing temperature increases, it shows more formation of SiOx at the interface increases. The ratio of V5+ to V4+, which is the oxidation states of vanadium oxide thin films, are 6:4 for both as-deposition and annealing at 100 ℃, and 5:5 for annealing at 300 ℃. The lower the carbon content of the ALD VOx film and the higher the V5+ ratio, the better the passivation characteristics.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.31 no.4
• /
• pp.203-207
• /
• 2018

In this work, we investigate the effects of lithium doping on the electric performance of solution-processed n-type zinc tin oxide (ZTO)/p-type silicon carbide (SiC) heterojunction diode structures. The proper amount of lithium doping not only affects the carrier concentration and interface quality but also influences the temperature sensitivity of the series resistance and activation energy. We confirmed that the device characteristics vary with lithium doping at concentrations of 0, 10, and 20 wt%. In particular, the highest rectification ratio of $1.89{\times}107$ and the lowest trap density of $4.829{\times}1,022cm^{-2}$ were observed at 20 wt% of lithium doping. Devices at this doping level showed the best characteristics. As the temperature was increased, the series resistance value decreased. Additionally, the activation energy was observed to change with respect to the component acting on the trap. We have demonstrated that lithium doping is an effective way to obtain a higher performance ZTO-based diode.

• Korean Journal of Materials Research
• /
• v.23 no.1
• /
• pp.35-40
• /
• 2013

In this study, the influence on the surface passivation properties of crystalline silicon according to silicon wafer thickness, and the correlation with a-Si:H/c-Si heterojunction solar cell performances were investigated. The wafers passivated by p(n)-doped a-Si:H layers show poor passivation properties because of the doping elements, such as boron(B) and phosphorous(P), which result in a low minority carrier lifetime (MCLT). A decrease in open circuit voltage ($V_{oc}$) was observed when the wafer thickness was thinned from $170{\mu}m$ to $50{\mu}m$. On the other hand, wafers incorporating intrinsic (i) a-Si:H as a passivation layer showed high quality passivation of a-Si:H/c-Si. The implied $V_{oc}$ of the ITO/p a-Si:H/i a-Si:H/n c-Si wafer/i a-Si:H/n a-Si:H/ITO stacked layers was 0.715 V for $50{\mu}m$ c-Si substrate, and 0.704 V for $170{\mu}m$ c-Si. The $V_{oc}$ in the heterojunction solar cells increased with decreases in the substrate thickness. The high quality passivation property on the c-Si led to an increasing of $V_{oc}$ in the thinner wafer. Short circuit current decreased as the substrate became thinner because of the low optical absorption for long wavelength light. In this paper, we show that high quality passivation of c-Si plays a role in heterojunction solar cells and is important in the development of thinner wafer technology.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.33 no.2
• /
• pp.155-160
• /
• 2020

Ga₂O₃/n-type 4H-SiC heterojunction diodes were fabricated by RF magnetron sputtering. The optical properties of Ga₂O₃ and electrical properties of diodes were investigated. I-V characteristics were compared with simulation data from the Atlas software. The band gap of Ga₂O₃ was changed from 5.01 eV to 4.88 eV through oxygen annealing. The doping concentration of Ga₂O₃ was extracted from C-V characteristics. The annealed oxygen exhibited twice higher doping concentration. The annealed diodes showed improved turn-on voltage (0.99 V) and lower leakage current (3 pA). Furthermore, the oxygen-annealed diodes exhibited a temperature cross-point when temperature increased, and its ideality factor was lower than that of as-grown diodes.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.29 no.6
• /
• pp.376-379
• /
• 2016

In this paper, the efficiency improvement of the heterojunction with intrinsic thin layer (HIT) solar cells is obtained by optimization process of p-type a-SiC:H as emitter. The optoelectronic of p-type a-SiC:H layers including the optical band-gap and conductivity under the methane gas content variation is conducted in detail. A significant increase in the Jsc by $1mA/cm^2$ and Voc by 30 mV are attributed to enhanced photon-absorption due to broader band-gap of p-a-SiC:H and reduced band-offsets at p-side interface, respectively of HIT solar cells.

• 한국신재생에너지학회:학술대회논문집
• /
• 2009.11a
• /
• pp.370-370
• /
• 2009

이종접합태양전지는 구조적 대칭성 때문에 웨이퍼 두께가 감소하여도 보우잉이 일어나지 않는 특징이 있으며, 산요에서 개발한 이종접합태양전지의 효율이 22% 이상을 보이고 있다. 이종접합태양전지에서 비정질 실리콘과 실리콘 웨이퍼의 계면에 따라 이종접합태양전지의 특성이 크게 변화한다. 본 연구에서는 패시베이션 층으로 사용되는 비정질 실리콘을 hot wire chemical vapor deposition(HWCVD)을 사용하여 이종접합태양전지에 적용하였으며 기존의 plasma-enhanced chemical vapor deposition을 이용한 비정질 실리콘을 적용한 이종접합태양전지와 비교하였다. 패시베이션 특성을 확인하기 위해 quasi-steady state photoconductance로 minority carrier lifetime을 측정하였고, 태양전지 특성평가로는 암전류특성 및 광전류특성을 사용하였다. HWCVD를 사용하여 패시베이션한 태양전지의 경우 16.1%의 효율을 보였다.

• 한국신재생에너지학회:학술대회논문집
• /
• 2009.11a
• /
• pp.346-346
• /
• 2009

For high efficiency hetero junction solar cell over 20%, good silicon wafer passivation is one of the most important technological factor. Compared to the conventional PECVD technique, HWCVD has appeared as an promising alternative for high quality passivation layer formation. In this work, HWCVD passivation layer characteristics have been intensively investigated on wafer surface treatment, Hydrogen density in deposited thin layer and thermal effects in deposition process. Comprehensive results of the individual process factors on interface passivation has been discussed and resultant silicon hetero junction solar cell characteristics has been investigated.

• New & Renewable Energy
• /
• v.4 no.2
• /
• pp.68-73
• /
• 2008

It is very important that constitution of good hetero-junction interface with a high quality amorphous silicon thin films on very cleaned c-Si wafer for making high efficiency hetero-junction solar cells. For achieving the high efficiency solar cells, the inspection and management of c-Si wafer surface conditions are essential subjects. In this experiment, we analyzed the c-Si wafer surface very sensitively using Spectroscopic Ellipsometer for < ${\varepsilon}2$ > and u-PCD for effective carrier life time, so we accomplished < ${\varepsilon}2$ > value 43.02 at 4.25eV by optimizing the cleaning process which is representative of c-Si wafer surface conditions very well. We carried out that the deposition of high quality hydrogenated silicon amorphous thin films by RF-PECVD systems having high density and low crystallinity which are results of effective medium approximation modeling and fitting using spectroscopic ellipsometer. We reached the cell efficiency 12.67% and 14.30% on flat and textured CZ c-Si wafer each under AM1.5G irradiation, adopting the optimized cleaning and deposition conditions that we made. As a result, we confirmed that spectroscopic ellipsometry is very useful analyzing methode for hetero-junction solar cells which need to very thin and high quality multi layer structure.