• Journal of Power Electronics
• /
• v.10 no.4
• /
• pp.412-418
• /
• 2010

This paper proposes a new algorithm to generate a reference signal for an active power filter using a sliding-window FFT operation to improve the steady-state performance of the active power filter. In the proposed algorithm the sliding-window FFT operation is applied to the load current to generate the reference value for the compensating current. The magnitude and phase-angle for each order of harmonics are respectively averaged for 14 periods. Furthermore, the phase-angle delay for each order of harmonics passing through the controller is corrected in advance to improve the compensation performance. The steady-state and transient performance of the proposed algorithm was verified through computer simulations and experimental work with a hardware prototype. A single-phase active power filter with the proposed algorithm can offer a reduction in THD from 75% to 4% when it is applied to a non-linear load composed of a diode bridge and a RC circuit. The active power filter with the proposed reference generation method shows accurate harmonic compensation performance compared with previously developed methods, in which the THD of source current is higher than 5%.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.51 no.5
• /
• pp.249-257
• /
• 2002

In this paper, a novel control scheme compensating source voltage unbalance and harmonic currents for the combined system of series active and shunt passive power filter is proposed, where no low/high-pass filters are used in deriving the reference voltage for compensation. The phase angle and the reference voltages compensating for harmonic current and unbalanced voltage are derived from the positive sequence component of the unbalanced voltage set, which is simply obtained by using digital all-pass filters. In order to remove the phase delay in generating the reference voltage for compensation, the reference of 5th and 7th harmonic components is predicted one-sampling ahead. The validity of the proposed scheme has been verified for 3[kVA] proto-type active power filter system.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.12
• /
• pp.2370-2378
• /
• 2009

The enhanced phase angle estimation algorithm is essential to supply the power stably under synchronizing with grid source. In this paper, we are proposed the novel phase angle estimation algorithm and verified the validity of proposed method as simulation with PSIM and experiments. We sort the harmonics element using high-pass filter(HPF) that have the cut-off frequency below basic element and make reverse d-q transformation. So, it can be restored the harmonics element at stationary axis, and we can get the fundamental voltage element of AC grid. Proposed PLL method have a rapid responsibility and a large margin at controller design than conventional method because it have a small phase delay and a sufficient controller gain margin. And, it can reduce the error of voltage rms value and axis transformation according to robust PLL algorithm against the harmonic and phase unbalance.

• Journal of Power Electronics
• /
• v.13 no.4
• /
• pp.712-718
• /
• 2013

This paper proposes a control method for reducing the total harmonic distortion (THD) of the grid current of three-phase grid-connected inverter systems when the grid voltage is distorted. The THD of the grid current caused by grid voltage harmonics is derived by considering the phase delay and magnitude attenuation due to the hardware low-pass filter (LPF). The Cauchy-Schwarz inequality theory is used in order to search more easily for the minimum point of the THD. Both the gain and angle of the compensation voltage at the minimum point of the THD of the grid current are derived with the variation of cut-off frequencies of the hardware LPF. Simulation and experimental results show the validity of the proposed control methods.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.62 no.1
• /
• pp.12-17
• /
• 2013

Fault currents are expressed as a combination of harmonic components and exponentially decaying DC offset components, during the occurrence of fault in power system. The DC offset components are included, when the voltage phase angle of fault inception is closer to $0^{\circ}$ or $180^{\circ}$. The digital protection relay should be detected quickly and accurately during the faults, despite of the distortions of relaying signal by these components. It is very important to implement the robust protection algorithm, that is not affected by DC offset and harmonic components, because most relaying algorithms extract the fundamental frequency component from distorted relaying signal. So, In order to high performance in relaying, advanced DC offset removal filter is required. In this paper, a new DC offset removal filter, which is no need to preset a time constant of power system and accurately estimate the DC offset components with one cycle of data, is proposed, and compared with the other filter. In order to verify performance of the filter, we used collecting the current signals after synchronous machine modeling by ATPDraw5.7p4 software. The results of simulation, the proposed DC offset removal filter do not need any prior information, the phase delay and gain error were not occurred.

• Proceedings of the KIEE Conference
• /
• 2000.07b
• /
• pp.1151-1154
• /
• 2000

Phase angle control ac drives system gains a high popularity due to their simple implementation despite the disadvantage of their poor input power factor especially for large values of phase delay angle. Furthermore it generates subharmononic current at specific phase angle. As input current of do drive systems are sinusoidal, the power factor and subharmonic current characteristics are improve. This paper presents the application of a PWM control technique of do chopper system to reduce the subharmonic current and its characteristics using single-phase dc chopper drive system of universal motor.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.6 no.2
• /
• pp.132-140
• /
• 2001

A universal motor is a small dc series machine motor that is designed to operate from an ac machine. The characteristics of universal motors are high no-load and staring torque. Because of the high operating speed, the size of these motors for a given hp rating is typically smaller that other fractional hp ac machine, making it ideal for hand-held tools and appliances where weight, compactness, and speed are importance factors. A phase-angle control with AC drive system gains a high popularity due to their simple implementation, but contains the disadvantage of their poor input power factor, subharmonic current. Pulse width modulation control with DC drive systems increase the power factor as without delay phase angle. This paper analyzed the subharmonic characteristics of the phase angle control system that is controlled by zero voltage crossing similar to traditional method, and the dc chopper system that is used PWM.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.276-280
• /
• 1998

This paper proposes a harmonic a harmonic reduction technique of the parallel-connected twelve-pulse thyristor rectifiers. The proposed system is an improvement over the diode rectifier system with an active interphase reactor [2]. In this scheme, a low KVA (0.15 Po (PU) ) active current source injects a triangular current into an interphase reactor of a twelve-pulse thyristor rectifier along the phase delay angle. The current injection results in near sinusoidal input current with less than 1% THD. Detailed analysis of the proposed scheme along scheme along with design equations is illustrated. Simulation results verify the concept.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.16 no.5
• /
• pp.466-476
• /
• 2011

In this paper, a high-performance current control for the single-phase PWM converter under distorted source voltages is proposed using a composite observer. By applying the composite observer, the fundamental and high-order harmonic components of the source voltage and current are extracted without a delay. The extracted fundamental component is used for a phase-lock loop (PLL) system to detect the phase angle of the source voltage. A multi-PR (proportional-resonant) controller is employed to regulate the single-phase line current. The high-order harmonic components of the line current are easily eliminated, resulting in the sinusoidal line current. The simulation and experimental results have verified the validity of the proposed method.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.57 no.5
• /
• pp.789-796
• /
• 2008

This paper describes a single-phase active power filter based on a newly developed digital controller. The developed controller utilizes FFT(Fast Fourier Transform) algorithm to extract the reference signal from the load current, considering the phase-angle delay of each order of harmonics. Optimized technique was applied for whole control algorithm to implement the real-time operation of developed controller. The performance of developed controller for a single-phase active power filter was verified through computer simulations with PSCAD/EMTDC. The feasibility of hardware implementation was confirmed by building and testing a prototype. The developed digital controller for a single-phase active power filter can compensate the harmonic current generated by the power supply for digital equipment.