• Proceedings of the KIEE Conference
• /
• 1987.07a
• /
• pp.473-476
• /
• 1987

Low temperature phosphorus-nitride CVD was newly developed for a high quality gate insulator on InP substrate. This film showed the Poole-Frenkel type conduction in high electric field with resistivity higher than $1{\times}10^{14}$ ohm-cm near the electric field of $1{\times}10^7\;volt/cm$. The C-V hysteresis width was very small as 0.17 volt. The density of interface trap states was $2{\times}10^{11}cm^{-2}ev^{-1}$ below the conduction band edge of InP substrate. Effective electron mobility was about $1200-1500\;cm^2/Vsec$ and showed the instability of PN-InP MISFETs drain current reduced less than 10 percent for the period $0.5-10^3sec$.

• Proceedings of the Korean Institute of Surface Engineering Conference
• /
• 2008.11a
• /
• pp.73-73
• /
• 2008

LCD, OLED 등의 평판디스플레이와 RFID tag, smart card 등의 구동 소자 등 넓은 산업 분야에 적용하기 위하여 PVP 유기물과 병합된 ZnO 산화물을 이용하여 차세대 박막트랜지스터의 제작 공정과 전기적 특성을 조사하였다. 또한 제작된 박막트랜지스터의 전기적 특성을 향상시키기 위하여 유, 무기 박막의 특성을 분석하고, $O_2$ plasma 처리를 통하여 유-무기 박막간 계면 접합력 및 계면 효과의 변화특성이 OITFT 특성에 미치는 영향을 조사하였다.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.11a
• /
• pp.60-61
• /
• 2007

In this paper, the p-channel poly Si thin-film transistors (Poly-Si TFT's) using formed by solid phase crystallization (SPC) on glass substrate were fabricated. And we propose an ONO(Oxide-Nitride-Oxide) multilayer as the gate insulator for poly-Si TFT's to indicate non-volatile memory (NVM) effect. Poly-Si TFT is investigated by measuring the electrical properties of poly-Si films, such as I-V characteristics, on/off current ratio. NVM characteristics is showed by measuring the threshold voltage change of TFT through I-V characteristics.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1999.11a
• /
• pp.433-436
• /
• 1999

In this paper we applied TVS(Triangular Voltage Sweep) method to calculate the mobile ionic charge densities in some ferroelectric thin films. During the measurement, the temperature of specimens were maintained at 20$0^{\circ}C$. By this method, the amount of mobile ionic charge Q$_{m}$ and mobile ionic charge density N$_{m}$ of a MFIS structure were calculated 3.5 [pC] and about 4.3$\times$10$^{11}$ [ions/cm$^2$], respectively. In order to successful TVS measurement, the gate leakage current density of films must be low 10$^{-9}$ (A/cm$^2$) order.der.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2006.06a
• /
• pp.194-195
• /
• 2006

Aluminum oxide films directly grown on n-type 6H-SiC(0001) substrates were fabricated by RF magnetron sputtering system. Metal-insulator-semiconductor(MIS) C-V properties with aluminum oxide thin films showed hysteresis and f1at band voltage shift. The dielectric constant of the film calculated from the capacitance at the accumulation region was about 5. Typical gate leakage current density of film at room temperature was the order of $10^{-9}\;A/cm^2$ at the range of within 2MV/cm. The breakdown did not occur at the film within the measurement range.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2006.06a
• /
• pp.238-239
• /
• 2006

본 논문은 게이트 절연막에 OTS(n-octadecy trichlorosilance) 혼합용액을 이용하여 SAMs(Self-Assembled Monolayers)막을 형성하였다. OTS 혼합용액은 OTS를 0.1w%와 0.5w% 각각을 클로로포름 30w%와 헥산 70w%에 혼합하여 만들었다. 이 혼합용액을 게이트 절연막위에 표면처리하였다. 활성층인 Pentacene이 게이트 절연막 위에 증착될 때, OTS 혼합용액의 비에 따라 누설전류특성을 보았다. OTS를 0.1w% 처리한것이 0.5w%보다 누설전류가 더 작게 나타났다. 결과적으로 OTFT의 게이트 절연막의 절열특성은 향상시키는데 OTS 혼합용액의 비가 큰 영향을 준다.

• Journal of the Korean Vacuum Society
• /
• v.22 no.3
• /
• pp.131-137
• /
• 2013

The thin insulator films for organic memory device were made by the plasma polymerization method using the styrene monomer which was not the wet process but the dry process. For the formation of stable plasma, we make an effort for controlling the monomer with bubbler and circulator system. The thickness of plasma polymerized styrene insulator layer was 430 nm, the thickness of the Au memory layer was 7 nm thickness of plasma polymerized styrene tunneling layer was 30, 60 nm, the thickness of pentacene active layer was 40 nm, the thickness of source and drain electrodes were 50 nm. The I-V characteristics of fabricated memory device got the hysteresis voltage of 45 V at 40/-40 V double sweep measuring conditions. If it compared with the results of previous paper which was the organic memory with the plasma polymerized MMA insulation thin film, this result was greater than 18 V, the improving ratio is 60%. From the paper, styrene indicated a good charge trapping characteristics better than MMA. In the future, we expect to make the organic memory device with plasma polymerized styrene as the memory thin film.

• Journal of the Korean Vacuum Society
• /
• v.17 no.3
• /
• pp.199-203
• /
• 2008

The effects of surface treatment by $O_2$ plasma on the Bio-FETs were investigated by using the pseudo-MOSFETs on the SOI substrates. After a surface treatment by $O_2$ plasma with different RF powers, the current-voltage and field effect mobility of pseudo-MOSFETs were measured by applying back gate bias. The subthreshold characteristics of pseudo-MOSFETs were significantly degraded with increase of RF power. Additionally, a forming gas anneal process in 2 % diluted $H_2/N_2$ ambient was developed to recover the plasma process induced surface damages. A considerable improvement of the subthreshold characteristics was achieved by the forming gas anneal. Therefore, it is concluded that the pseudo-MOSFETs are a powerful tool for monitoring the surface treatment of Bio-FETs and the forming gas anneal process is effective for improving the electrical characteristics of Bio-FETs.

• Journal of the Korean Vacuum Society
• /
• v.7 no.1
• /
• pp.35-42
• /
• 1998

- The Si-$SiO_2$ interface of silicon on insulator (SOI) formed by 100 keV $O^+$ was ohserved using high resolution transmission electron microscopy (HRTEM), before and after annealing. The interface of as-implanted sample, ~$5\times 10^{17}\textrm{cm}^{-2}O^+$ implanted at $550^{\circ}C$ was very rough and it has many defectsoxide precipitate, stacking fault, coesite $SiO_2$ etc. However, the interface became flat by high temperature annealing at $1300^{\circ}C$ for 4 hour. It's roughness, observed by HRTEM, was comparable to the interface roughness of 3 keV $O_2^\;+$ ion beam oxide and -6 nm gate oxide formed by thermal oxidation.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.02a
• /
• pp.180-180
• /
• 2010

Thin film transistors (TFTs) based on oxide semiconductors have emerged as a promising technology, particularly for active-matrix TFT-based backplanes. Currently, an amorphous oxide semiconductor, such as InGaZnO, has been adopted as the channel layer due to its higher electron mobility. However, accurate and repeatable control of this complex material in mass production is not easy. Therefore, simpler polycrystalline materials, such as ZnO and $SnO_2$, remain possible candidates as the channel layer. Inparticular, ZnO-based TFTs have attracted considerable attention, because of their superior properties that include wide bandgap (3.37eV), transparency, and high field effect mobility when compared with conventional amorphous silicon and polycrystalline silicon TFTs. There are some technical challenges to overcome to achieve manufacturability of ZnO-based TFTs. One of the problems, the stability of ZnO-based TFTs, is as yet unsolved since ZnO-based TFTs usually contain defects in the ZnO channel layer and deep level defects in the channel/dielectric interface that cause problems in device operation. The quality of the interface between the channel and dielectric plays a crucial role in transistor performance, and several insulators have been reported that reduce the number of defects in the channel and the interfacial charge trap defects. Additionally, ZnO TFTs using a high quality interface fabricated by a two step atomic layer deposition (ALD) process showed improvement in device performance In this study, we report the fabrication of high performance ZnO TFTs with a $Si_3N_4$ gate insulator treated using plasma. The interface treatment using electron cyclotron resonance (ECR) $O_2$ plasma improves the interface quality by lowering the interface trap density. This process can be easily adapted for industrial applications because the device structure and fabrication process in this paper are compatible with those of a-Si TFTs.