• 한국의학물리학회지:의학물리
• /
• 제27권4호
• /
• pp.236-240
• /
• 2016

The purpose of this study is to propose a novel high sensitivity neuro-PET design. The improvement of sensitivity in neuro-PET is important because it can reduce scan time and/or radiation dose. In this study, we proposed a novel PET detector design that combined conical shape detector with cylindrical one to obtain high sensitivity. The sensitivity as a function of the oblique angle and the ratio of the conical to cylindrical portion was estimated to optimize the design of brain PET using Monte Carlo simulation tool, GATE. An axial sensitivity and misplacement rate by penetration of ${\gamma}$ rays were also estimated to evaluate the performance of the proposed PET. The sensitivity was improved by 36% at the center of axial FOV. This value was similar to the calculated value. The misplacement rate of conical shaped PET was about 5% higher than the conventional PET. The results of this study demonstrated the conical detector proposed in this study could provide subsequent improvement in sensitivity which could allow to design high sensitivity PET for brain imaging.

• 한국해양공학회지
• /
• 제27권2호
• /
• pp.27-32
• /
• 2013

A valve is a marine structure that is subjected to multiple seawater loads. Therefore, it is necessary to define the kind of loads applied to it to confirm whether the structure has sufficient strength. In this research, we aimed to find the optimal solution for the stress and deformation of valves under various loads. We first selected design variables and implement a finite element analysis according to changes in the thickness of each component of a valve based on a central composite design. Next we developed a regression model of the response surface. Using this model, we calculated the optimal objective value based on NSGA-II. Finally, to confirm the correspondence between the optimal objective value and the real FEM value, we compared the optimal result and structural analysis result to verify the performance of NSGA-II.

• Journal of Electrical Engineering and information Science
• /
• 제2권6호
• /
• pp.202-207
• /
• 1997

Design and fabrication issues for an L-band GaAs Monolithic Microwave Integrated Circuit(MMIC) Voltage Controlled Oscillator(VCO) as a component of Personal Communications Systems(PCS) Radio Frequency(RF) transceiver are discussed. An ion-implanted GaAs MESFET tailored toward low current and low noise with 0.5mm gate length and 300mm gate width has been used as an active device, while an FET with the drain shorted to the source has been used as the voltage variable capacitor. The principal design was based on a self-biased FET with capacitive feedback. A tuning range of 140MHz and 58MHz has been obtained by 3V change for a 600mm and a 300mm devices, respectively. The oscillator output power was 6.5dBm wth 14mA DC current supply at 3.6V. The phase noise without any buffer or PLL was 93dB/1Hz at 100KHz offset. Harmonic balance analysis was used for the non-linear simulation after a linear simulation. All layout induced parasitics were incorporated into the simulation with EEFET2 non-linear FET model. The fabricated circuits were measured using a coplanar-type probe for bare chips and test jigs with ceramic packages.

• Transactions on Electrical and Electronic Materials
• /
• 제18권4호
• /
• pp.229-236
• /
• 2017

This paper deals with the design and implementation of an efficient topology for cascaded multilevel inverters with reduced part counts. In the proposed design, a well-established basic unit is first developed. The series extension of this unit results in the formation of the proposed multilevel inverter. The proposed design minimizes the number of power electronic components including insulated-gate bipolar transistors and gate driver circuits, which in turn cuts down the size of the inverter assembly and reduces the operating power losses. An explicit control strategy with enhanced device efficiency is also acquired. Thus, the part count reductions enhance not only the economical merits but also the technical features of the entire system. In order to accomplish the desired operational aspects, three algorithms are considered to determine the magnitudes of the dc voltage sources effectively. The proposed topology is compared with the conventional cascaded H-bridge multilevel inverter topology, to reflect the merits of the presented structure. In continue, both the analytical and experimental results of a cascaded 31-level structure are analyzed. The obtained results are discussed in depth, and the exemplary performance of the proposed structure is corroborated.

• 전기전자학회논문지
• /
• 제27권1호
• /
• pp.103-108
• /
• 2023

본 연구에서는 SiC 기반의 1200V급 전력 MOSFET을 최적 설계하기 위하여 공정 및 설계 파라미터를 변화시키면서 실험을 수행한 후, 필수적인 전기적 특성을 도출하였다. 그리고 최종적으로 설계하고자 하는 트렌치 게이트형 SiC 전력 MOSFET 소자의 우수성을 확보하기 위하여 플래너 게이트 SiC 전력 MOSFET을 같은 조건하에 설계하여 전기적인 특성을 도출하여 트렌치 게이트형 SiC 전력 MOSFET 소자와 비교 분석을 하였다. 비교 분석한 결과, 항복전압을 그대로 유지한 상태에서 온 저항은 각각 플래너게이트 전력 MOSFET은 1,840mΩ, 트렌치 게이트 전력 MOSFET는 40mΩ으로 약 40배 이상 우수한 특성을 도출하였다. 온 저항은 에너지 효율에 직접적인 영향을 끼치는 바 에너지 효율에 있어 우수한 결과를 도출한 것으로 판단되었다. 본 실험을 통해 최적화된 소자는 1200V급에 일반적으로 사용되었던 IGBT소자를 충분히 대체 가능한 것으로 판단되었다.

• 한국원자력학회:학술대회논문집
• /
• 한국원자력학회 1999년도 춘계학술발표회요약집
• /
• pp.471-472
• /
• 1999

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2018년도 전력전자학술대회
• /
• pp.560-576
• /
• 2018

• 한국자기학회:학술대회 개요집
• /
• 한국자기학회 2017년도 임시총회 및 하계학술연구발표회
• /
• pp.201-201
• /
• 2017

• 한국항행학회논문지
• /
• 제21권4호
• /
• pp.386-393
• /
• 2017

칩을 개발하는 과정에서 설계된 칩의 검증을 위해 FPGA (field programmable gate array)를 많이 이용한다. FPGA에 다운로드 된 회로를 검증하기 위해서는 FPGA로 데이터를 입력해야 한다. PC와 외부 보드를 통한 칩과의 통신을 위한 많은 방식이 있지만 가장 간단하고 쉬운 방법은 범용 비동기화 송수신기 (UART; universal asynchronous receiver/transmitter)를 이용한 방식이다. 최근 대부분의 회로는 AMBA (advanced microcontroller bus architecture) 버스에 연결되도록 설계되어 있다. 즉, 설계된 회로를 검증하기 위해서는 UART를 거친 후에 AMBA 버스를 통해 데이터를 전달해야 한다. AMBA 버스도 최근에 버전 4.0까지 거치면서 다양한 버전이 존재하는데 간단히 테스트를 하기 위한 용도로는 APB (advanced peripheral bus)가 적합하다. 본 논문에서는 UART-to-APB 인터페이스를 위한 회로를 설계하였다. Verilog HDL을 이용하여 설계된 회로는 Altera Cyclone FPGA에서 구현되었고, 최대 380 MHz의 속도에서 동작이 가능하였다.

• International Journal of Fuzzy Logic and Intelligent Systems
• /
• 제5권3호
• /
• pp.206-215
• /
• 2005

In this paper, we propose a new design method of Genetic Algorithm Processor(GAP) and Evolvable Hardware(EHW). All sorts of creature evolve its structure or shape in order to adapt itself to environments. Evolutionary Computation based on the process of natural selection not only searches the quasi-optimal solution through the evolution process, but also changes the structure to get best results. On the other hand, Genetic Algorithm(GA) is good fur finding solutions of complex optimization problems. However, it has a major drawback, which is its slow execution speed when is implemented in software of a conventional computer. Parallel processing has been one approach to overcome the speed problem of GA. In a point of view of GA, long bit string length caused the system of GA to spend much time that clear up the problem. Evolvable Hardware refers to the automation of electronic circuit design through artificial evolution, and is currently increased with the interested topic in a research domain and an engineering methodology. The studies of EHW generally use the XC6200 of Xilinx. The structure of XC6200 can configure with gate unit. Each unit has connected up, down, right and left cell. But the products can't use because had sterilized. So this paper uses Vertex-E (XCV2000E). The cell of FPGA is made up of Configuration Logic Block (CLB) and can't reconfigure with gate unit. This paper uses Vertex-E is composed of the component as cell of XC6200 cell in VertexE