International Journal of Fuzzy Logic and Intelligent Systems

Korean Institute of Intelligent Systems (한국지능시스템학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Evolvable Hardware based on Genetic Algorithm Processor(GAP)

  • Sim Kwee-Bo (School of Electrical and Electronic Engineering, Chung-Ang University) ;
  • Harashiam Fumio (Department of Electrical Engineering, Tokyo Denki University)
  • Published : 2005.09.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a new design method of Genetic Algorithm Processor(GAP) and Evolvable Hardware(EHW). All sorts of creature evolve its structure or shape in order to adapt itself to environments. Evolutionary Computation based on the process of natural selection not only searches the quasi-optimal solution through the evolution process, but also changes the structure to get best results. On the other hand, Genetic Algorithm(GA) is good fur finding solutions of complex optimization problems. However, it has a major drawback, which is its slow execution speed when is implemented in software of a conventional computer. Parallel processing has been one approach to overcome the speed problem of GA. In a point of view of GA, long bit string length caused the system of GA to spend much time that clear up the problem. Evolvable Hardware refers to the automation of electronic circuit design through artificial evolution, and is currently increased with the interested topic in a research domain and an engineering methodology. The studies of EHW generally use the XC6200 of Xilinx. The structure of XC6200 can configure with gate unit. Each unit has connected up, down, right and left cell. But the products can't use because had sterilized. So this paper uses Vertex-E (XCV2000E). The cell of FPGA is made up of Configuration Logic Block (CLB) and can't reconfigure with gate unit. This paper uses Vertex-E is composed of the component as cell of XC6200 cell in VertexE

Keywords

References

  1. E. Sanchez, 'Field Programmable Gate Array(FPGA) Circuits,' Lecture Notes in Computer Science, pp1-18, Springer, 1991
  2. Gordon Hollinworth, Steve Smith, Andy Tyrrell, 'The Intrinsic Evolution of Vertex Devices,' Evolvable Systems: From biology to Hardware, ICES2000, pp.72-79,2000
  3. Hector Fabio Restrepo, Daniel Mange, 'An Embryonic Implementation of a Self-Replicating Universal Turing Machine', Evolvable Systems: From biology to Hardware, ICES2001, pp. 74-87, Springer, 2001
  4. Seok, Ho-Sik, 'A Study on Autonomous Robot Controllers Using Genetic Programming and Evolvable Hardware', School of Computer Sci. and Eng., Seoul National University, 2001
  5. Barry Shackleford, Greg Snider, Richard J. Carter, Etsuko Okushi, Mitsuhiro Yasuda, Katsuhiko Seo, Hiroto Yasuura, 'A High-performance, Pipelined, FPGA-Based Genetic Algorithm Machine', Genetic Programming and Evolvable Machines, pp33-60, 2001
  6. A. Danchin, 'A selective theory for the epienetic specification of the monospecific antibody production in single cell lines,' Ann. Immunol.(Institut Pasteur), vol 127C, pp. 787-804, 1976
  7. E. Sanchez, D. Mange, M. Sipper, M. Tomassini, A. Perez-Uribe, and A. Stauffer, 'Phylogeny, ontogeny and epigenesis: Three sources fo biological inspiration for softening hardware, ' in Proc. Evolvable System: From Biology to Hardware(ICES96), Springer-Verlag, 1997
  8. D.B. Fogel, Evolutionary Computation: Toward a New Philosophy of Machine Intelligence. Piscataway, NJ: IEEE Press, 1995
  9. J. H. Holland, Adaptation in Natural and Artificial Systems, University of Michigan Press, Ann Arbor, 1975
  10. E. Sanchez, 'Field-Programmable Gate Array(FPGA) circuits,' in Toward Evolvable Hardware, Springer-Verlag, 1996, pp.1-18
  11. J. R. Koza, Genetic Programming, Cambridge, MTI Press, 1992
  12. J. W. Atmar, 'Speculation on the evolution of intelligence and its possible realization in machine form,' Ph.D. dissertation, New Mexico State University, Las Cruces, 1976
  13. H. de Garis, ' Evolvable hardware: Genetic programming of a Darwin machine,' in Artificial Neural Nets and Genetic Algorithms, Springer-Verlag, 1996
  14. T. Higuchi, T. Niwa, T. Tanaka, H. Iba, H. de Garis, and T. Furuya, ' Evolving hardware with genetic learning,' Proc. 2nd Int. Conf. Simulation of Adaptive Behavior, MIT Press, pp. 417-424, 1993
  15. A. Thompson, I. Harvey, and P. Husbands, 'Unconstrained evolution and hard consequences,' Toward Evolvable Hardware, Springer-Verlag, pp.136-165, 1996
  16. Xilinx, The Programmable Logic Data Book, San Jose, CA, 1996
  17. Tetsuya Higuchi, Hitoshi Iba, Bernard Manderick, Evolvable Hardware: Massively Parallel Artifical Intelligence, pp.398-421, MIT Press, 1994
  18. Dong-Wook Lee; Chang-Bong Ban; Kwee-Bo Sim; Ho-Sik Seok; Kwang-Ju Lee; Byoung-Tak Zhang, 'Behavior evolution of autonomous mobile robot using genetic programming based on evolvable hardware,' Systems, Man, and Cybernetics, 2000 IEEE International Conference on, vol.5 , pp: 3835 -3840, 2000 https://doi.org/10.1109/ICSMC.2000.886608
  19. Paul Layzell, 'Reducing hardware evolution's dependency on FPGAs,' Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, MicroNeuro '99, Proceedings of the Seventh International Conference on, pp. 171 -178, 1999 https://doi.org/10.1109/MN.1999.758861
  20. Sanchez, E. 'Field Programmable Gate Array(FPGA) Circuits, ' LNCS-Towards Evolvable Hardware, Vol. 1062, Springer-Verlag, pp1-18. , 1966
  21. H. De Garis. 'Cam-brain the evolutionary engineering of a billion neuron artificial brain by 2001 which grows/evolves at electronic speeds inside a cellular automata machine(cam),', Towards Evolvable hardware: The evolutionary engineering approach, volume 1062 of Lecture notes in computer science, pp. 76-98.Springer-Verlag, 1966
  22. Ziv Kohavi, Switching and Finete Automata Theory, New York, McGraw-Hill Inc., 1978
  23. Natarajan, B.K., Machine Learning: A Theoretical Approach, Morgan Kaufmann, 1991
  24. H. Mhenbein, 'Parallel genetic algorithms, population genetics, and combinatorial optimization', in Proc. Third Int. Conf. Genetic Algorithms: Morgan Kaufmann, pp416-421, SanFransisco, 1989
  25. Mehrdad Salami, Greg Cain, 'Multiple genetic algorithm processor for the economic power dispatch problem,' Genetic Algorithms in Engineering Systems: Innovations and Applications, pp188 193, GALESIA, 1995
  26. B. C. H. Turton and T. Arslan, 'A parallel genetic VLSI architecture for combinatorial real-time application-disc scheduling,' Proc, IEE Colloquium on Genetic Algorithms n Image Processing and Vision, pp 1-6, 1994
  27. O. Coudert, 'On solving covering problems,' Proc. 33rd Design Automation Conf. P