• Bulletin of the Korean Chemical Society
• /
• v.12 no.5
• /
• pp.574-582
• /
• 1991

The CO molecules adsorbed on Ni(111) surface is studied in the cluster approximation employing EH method with self-consistent charge iteration. The effect of CO coverage is simulated by allowing the variation of valence state ionization potentials of each Ni atom in model cluster according to the self-consistent charge iteration method. The CO coverage dependent C-O stretching frequency shift, adsorption site conversion, and metal work function change are attributed to the charge transfer between metal surface and adsorbate. For CO/Ni(111) system, net charge transfer from Ni surface to chemisorbed CO molecules makes surface Ni atoms be more positive with increasing coverage, and lowers Ni surface valence band. This leads to a weaker interaction between metal surface valence band and Co $2{\pi}^{\ast}$ MO, less charge transfer to a single CO molecule, and the bule shift of C-O stretching frequency. Further increase of coverage induces the conversion of 3-fold site CO to lower coordination site CO as well as the blue shift of C-O stretching frequency. This whole process is accompanied by the continuous increase of metal work function.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.11 no.2
• /
• pp.223-228
• /
• 2007

The Digital Frequency Synthesizer(DFS) that generates the wideband signal with high speed frequency hopping rate and high frequency resolution characteristics was designed and implemented in this paper The DFS was applied as local oscillator for direct frequency conversion IF modules of DVB-RCS, which directly generates the transmission immediate frequency signal by using DDS and wideband PLL technologies. The DDS technology provides high speed frequency hopping rate and high frequency resolution characteristics, which are also the DVB-RCS requirement. The wideband PLL technology also provides the wideband signal generation, which is a necessity for direct frequency conversion modules. The implemented DFS provides the spurious suppression characteristic of -50 dBc and less, frequency resolution of 0.233 Hz and frequency hopping rate of 125 ns, respectively. Also the DFS represents the amplitude flatness of 3 dB and less in the pass-band, and phase noise characteristic of -75 dBc/Hz at 1 kHz frequency offset.

• Journal of information and communication convergence engineering
• /
• v.6 no.2
• /
• pp.192-197
• /
• 2008

High-speed harmonic optical modulation-demodulation schemes are presented and a possibility of the schemes for applying to high-speed light wave transmission system is tested at microwave frequency range. An example of this concept is as follows : Light wave is modulated succeedingly through cascaded optical modulators by a sub-carrier to produce a modulated light wave at harmonic frequency which is higher than the feasible frequency of the individual modulators. For demodulation of the base-band signal, the high frequency optical sub-carrier is down-converted by the same kind of optical modulator with the same concept of harmonic modulation.

• Proceedings of the IEEK Conference
• /
• 2003.07a
• /
• pp.294-297
• /
• 2003

This paper describes the design and the simulation of a frequency doubler for millimeter-wave applications using distributed amplifier technology. The designed frequency multiplier has 10% bandwidth at 58GHz output. This paper investigates nonlinear analysis of pHEMT frequency multipliers utilizing AM-AM and AM-PM distortion characteristics of frequency doubler. The conversion loss is 2.1dB and harmonic suppression is larger than 18.6dBc with 5dBm input power

• KIEE International Transactions on Electrophysics and Applications
• /
• v.3C no.6
• /
• pp.220-223
• /
• 2003

In this paper, a new frequency-to-digital converter without an analog element is proposed. The proposed circuit consists of pulse-shrinking elements, latches and D flip-flops, and the operation is based on frequency comparison by the pulse-shrinking element. In the proposed circuit, the resolution of digital output can be easily improved by increasing the number of the pulse-shrinking elements. The FDC performance is improved in viewpoints of operating speed and chip area. In designed FDC, error of frequency-to-digital conversion is less than 0.1 %.

• Journal of Electrical Engineering and Technology
• /
• v.11 no.3
• /
• pp.707-714
• /
• 2016

We present a piezoelectric energy harvester with stopper-engaged dynamic magnifier which is capable of significantly increasing the operating bandwidth and the energy (power) harvested from a broad range of low frequency vibrations (<30 Hz). It uses a mass-loaded polymer beam (primary spring-mass system) that works as a dynamic magnifier for another mass-loaded piezoelectric beam (secondary spring-mass system) clamped on primary mass, constituting a two-degree-of-freedom (2-DOF) system. Use of polymer (polycarbonate) as the primary beam allows the harvester not only to respond to low frequency vibrations but also generates high impulsive force while the primary mass engages the base stopper. Upon excitation, the dynamic magnifier causes mechanical impact on the base stopper and transfers a secondary shock (in the form of impulsive force) to the energy harvesting element resulting in an increased strain in it and triggers nonlinear frequency up-conversion mechanism. Therefore, it generates almost four times larger average power and exhibits over 250% wider half-power bandwidth than those of its conventional 2-DOF counterpart (without stopper). Experimental results indicate that the proposed device is highly applicable to vibration energy harvesting in automobiles.

• Journal of Electrical Engineering and Technology
• /
• v.11 no.4
• /
• pp.921-930
• /
• 2016

This paper proposes a design and control method for a high-voltage direction current modular multilevel converter (HVDC-MMC) considering the capacitor voltage ripple of the submodule (SM). The capacitor voltage ripple consists of the line frequency and double-line-frequency components. The double line- frequency component does not fluctuate according to the active power, whereas the line-frequency component is highly influenced by the grid-side voltage and current. If the grid voltage drops, a conventional converter increases the current to maintain the active power. A grid voltage drops, current increment, or both occur with a capacitor voltage ripple higher than the limit value. In order to reliably control an MMC within a limit value, the SM capacitor should be designed on the basis of the capacitor voltage ripple. In this paper, the capacitor voltage ripple according to the grid voltage and current are analyzed, and the proposed control method includes a current limitation method considering the capacitor voltage ripple. The proposed design and control method are verified through simulation using PSCAD/EMTDC.

• Journal of Broadcast Engineering
• /
• v.21 no.4
• /
• pp.472-483
• /
• 2016

This paper proposes a blocking artifacts detection algorithm in frequency domain for MC-FRUC (Motion Compensated Frame Rate Up-Conversion). Conventional MC-FRUC algorithms occur blocking artifacts near interpolated block boundaries since motion compensation is performed from block-based motion vector. For efficiently decreasing blocking artifacts, this paper analyses frequency characteristics of the interpolated frame and reduces blocking artifacts on block boundaries. In experimental results the proposed method shows better subjective quality than some conventional FRUC method and also increases the PSNR(Peak Signal to Noise Ratio) value on average 0.45 dB compared with BDMC(Bi-Directional Motion Compensation).

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.3 no.2
• /
• pp.89-95
• /
• 2003

In this paper, we have designed and fabricated high conversion gain Q-band active sub-harmonic mixers for a receiver of millimeter wave wireless communication systems. The fabricated active sub-harmonic mixer uses 2nd harmonic signals of a low local oscillator (LO) frequency. The fabricated mixer was successfully integrated by using $0.1{\;}\mu\textrm{m}$GaAs pseudomorphic high electron mobility transistors (PHEMTs) and coplanar waveguide (CPW) structures. From the measurement, it shows that maximum conversion gain of 4.8 dB has obtained at a RF frequency of 40 GHz for 10 dBm LO power of 17.5 GHz. Conversion gain from the fabricated sub-harmonic mixer is one of the best reported thus far. And a phase noise of the 2nd harmonic was obtained -90.23 dBc/Hz at 100 kHz offset. The active sub-harmonic mixer also ensure a high degree of isolations, which are -35.8 dB from LO-to-IF and -40.5 dB from LO-to-RF, respectively, at a LO frequency of 17.5 GHz.

• Journal of Power Electronics
• /
• v.17 no.4
• /
• pp.849-859
• /
• 2017

This paper illustrates the analysis and design of a multi-resonant converter applied to an electric vehicle (EV) charger. Thanks to the notch resonant characteristic, the multi-resonant converter achieve soft switching and operate with a narrowed switching frequency range even with a wide output voltage range. These advantages make it suitable for battery charging applications. With two more resonant elements, the design of the chosen converter is more complex than the conventional LLC resonant converter. However, there is not a distinct design outline for the multi-resonant converters in existing articles. According to the analysis in this paper, the normalized notch frequency $f_{r2n}$ and the second series resonant frequency $f_{r3n}$ are more sensitive to the notch capacitor ratio q than the notch inductor ratio k. Then resonant capacitors should be well-designed before the other resonant elements. The peak gain of the converter depends mainly on the magnetizing inductor ratio $L_n$ and the normalized load Q. And it requires a smaller $L_n$ and Q to provide a sufficient voltage gain $M_{max}$ at ($V_{o\_max}$, $P_{o\_max}$). However, the primary current increases with $(L_nQ)^{-1}$, and results in a low efficiency. Then a detailed design procedure for the multi-resonant converter has been provided. A 3.3kW prototype with an output voltage range of 50V to 500V dc and a peak efficiency of 97.3 % is built to verify the design and effectiveness of the converter.