• 제목/요약/키워드: Folding

검색결과 1,068건 처리시간 0.033초

병풍의 일반적 특성 고찰 (A Study on the General Characteristics of Folding Screen)

  • 최이승;신영식
    • 한국가구학회지
    • /
    • 제28권2호
    • /
    • pp.103-110
    • /
    • 2017
  • A folding screen, which spread from china, is varied by many country. Each country make folding screen to fit their culture. Since oriental culture spread to europe, Chinoiserie and Japonism arise in europe at 18C, 19C. Specifically, Chinoiserie arise at 18C, after rococo. And Japonism arise at 19C, after World's fair. But korean culture, even if korea is part of the orient, doesn't found in europe. Korean folding screen doesn't found neither. Chinoiserie and Japonism are not special to oriental people. It's just customs for them. But europe feel it is special because their customs is not familiar to europe. We have to research about our familiar customs and diffuse it to world. That is our task. So this research will compare symbolic meaning and frame between each country's-korea, china, japan, europe- folding screen at formal concept angle. This research will be a basement data about what we concentrate for find korean's own culture style. Because this research is about folding screen, which stimulate western people's interest and has deep oriental color. Also this research help to make modern explication about korean old tradition.

A 9-Bit 80-MS/s CMOS Pipelined Folding A/D Converter with an Offset Canceling Technique

  • Lee, Seung-Chul;Jeon, Young-Deuk;Kwon, Jong-Kee
    • ETRI Journal
    • /
    • 제29권3호
    • /
    • pp.408-410
    • /
    • 2007
  • A 9-bit 80-MS/s CMOS pipelined folding analog-to-digital converter employing offset-canceled preamplifiers and a subranging scheme is proposed to extend the resolution of a folding architecture. A fully differential dc-decoupled structure achieves high linearity in circuit design. The measured differential nonlinearity and integral nonlinearity of the prototype are ${\pm}0.6$ LSB and ${\pm}1.6$ LSB, respectively.

  • PDF

금속 벨로우즈의 성형 해석 (Forming Analysis of a Metal Bellows)

  • 이상욱
    • 대한기계학회:학술대회논문집
    • /
    • 대한기계학회 2001년도 춘계학술대회논문집C
    • /
    • pp.100-105
    • /
    • 2001
  • The manufacturing of metal bellows consists of the four main forming processes, deep-drawing, ironing, tube bulging and folding. Among these, the bulging and folding processes are critically important because the quality of metal bellows is greatly influenced by the forming conditions of these processes. In the present study, the finite element analysis technique is applied to the bulging and folding processes to obtain information about the design parameters of a metal bellows.

  • PDF

THE INVARIANT OF IMMERSIONS UNDER ISOTWIST FOLDING

  • El-Ghoul, Mabrouk Salam;Basher, Mohamed Esmail
    • 충청수학회지
    • /
    • 제18권1호
    • /
    • pp.65-72
    • /
    • 2005
  • In this paper we will introduce all types of the isotwist foldings of a manifold M into itself. The limits of the isotwist foldings of a manifold are obtained. Also the relations between conditional retraction and this type of the folding are achieved. Finally the variant and invariant of the immersion under the type of folding are deduced.

  • PDF

12비트 전류구동 폴딩.인터폴레이션 CMOS A/D 변환기 설계 (Design of a 12 bit current-mode folding/interpolation CMOS A/D converter)

  • 김형훈;윤광섭
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 1999년도 하계종합학술대회 논문집
    • /
    • pp.986-989
    • /
    • 1999
  • An 12bit current-mode folding and interpolation analog to digital converter (ADC) with multiplied folding amplifiers is proposed in this paper. A current - mode multiplied folding amplifier is employed not only to reduced the number of reference current source, but also to decrease a power dissipation within the ADC. The designed ADC fabricated by a 0.6${\mu}{\textrm}{m}$ n-well CMOS double metal/single poly process. The simulation result shows the power dissipation of 280㎽ with a power supply of 5V.

  • PDF

PERFECT FOLDING OF THE PLANE

  • El-Kholy, Entesar Mohamed;Basher, Mohamed Esmail Mohamed;El-Deen, Mohamed Ramadaan Zeen
    • 충청수학회지
    • /
    • 제18권2호
    • /
    • pp.145-159
    • /
    • 2005
  • In this paper we introduced the concept of perfect folding defined on $E^2$ which equipped by perfect k-coloring of r-monohedral tillings. Then we studied the different cases of perfect foldings of 4-monohedral and 3-monohedral tillings of $E^2$. Also the permutations describe each folding are obtained.

  • PDF

Ubiquitin 폴딩 intermediate의 열역학적 특성 (Thermodynamic Properties of Ubiquitin Folding Intermediate)

  • 박순호
    • Applied Biological Chemistry
    • /
    • 제47권1호
    • /
    • pp.33-40
    • /
    • 2004
  • Ubiquitin 폴딩 반응의 초기에 나타나는 transient 폴딩 intermediate 상태의 열역학적인 특성을 연구하였다. 온도와 화학변성제의 농도를 바꾸어주면서 측정한 폴딩 kinetics의 결과로부터 unfolded 상태와 intermediate 상태의 평형상수 및 자유에너지를 quantitative kinetic modeling을 통하여서 구하였으며 또한 온도에 따른 자유에너지의 변화로부터 unfolded 상태에서 intermediate 상태로 전환될 때의 열역학적 함수인 ${\Delta}H,\;{\Delta}S,\;{\Delta}C_p$를 구하였다. Ubiquitin이 unfolded 상태에서 intermediate 상태가 될 때의 ${\Delta}C_p$는 unfolded 상태에서 native 상태로 되는 과정의 ${\Delta}C_p$의 약 80% 정도 되었다. 이것은 intermediate가 native 상태에 가까운 매우 조밀한 구조를 이루고 있는 ensemble state임을 나타낸다. 상온에서의 ${\Delta}H$는 양의 값을 보였다. 이는 ubiquitin의 unfolded 상태에서 소수성 잔기 주위에 위치한 물 분자의 규칙적인 구조가 intermediate 상태가 될 때 와해되기 때문이라고 여겨진다. 이러한 양의 enthalpy는 자유로워진 물 분자에 의한 전체 계의 entropy의 증가에 의하여서 보상되어 unfolded 상태에서intermediate 상태로의 전환은 음의 자유에너지를 갖게 되며 폴딩 반응의 초기에 관찰되는 것으로 여겨진다.

3.3V 8-bit 200MSPS CMOS Folding/Interpolation ADC의 설계 (Design of a 3.3V 8-bit 200MSPS CMOS Folding/Interpolation ADC)

  • 나유삼;송민규
    • 대한전자공학회논문지SD
    • /
    • 제38권3호
    • /
    • pp.198-204
    • /
    • 2001
  • 본 논문에서는 CMOS로 구현된 3.3V 8-bit 200MSPS의 Folding / Interpolation 구조의 A/D 변환기를 제안한다. 회로에 사용된 구조는 FR(Folding Rate)이 8, NFB(Number of Folding Block)가 4, Interpolation rate 이 8이며, 분산 Track and Hold 구조를 회로를 사용하여 Sampling시 입력주파수를 Hold하여 높은 SNDR을 얻을 수 있었다. 고속동작과 저 전력 기능을 위하여 향상된 래치와 디지털 Encoder를 제안하였고 지연시간 보정을 위한 회로도 제안하였다. 제안된 ADC는 0.35㎛, 2-Poly, 3-Metal, n-well CMOS 공정을 사용하여 제작되었으며, 유효 칩 면적은 1070㎛×650㎛ 이고, 3.3V전압에서 230mW의 전력소모를 나타내었다. 입력 주파수 10MHz, 샘플링 주파수 200MHz에서의 INL과 DNL은 ±1LSB 이내로 측정되었으며, SNDR은 43㏈로 측정되었다.

  • PDF

Set-top box용 an 8-bit 40MS/s Folding A/D Converter의 설계 (An 8-bit 40 Ms/s Folding A/D Converter for Set-top box)

  • 장진혁;이주상;유상대
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2004년도 학술대회 논문집 정보 및 제어부문
    • /
    • pp.626-628
    • /
    • 2004
  • This paper describes an 8-bit CMOS folding A/D converter for set-top box. Modular low-power, high-speed CMOS A/D converter for embedded systems aims at design techniques for low-power, high-speed A/D converter processed by the standard CMOS technology. The time-interleaved A/D converter or flash A/D converter are not suitable for the low-power applications. The two-step or multi-step flash A/D converters need a high-speed SHA, which represents a tough task in high-speed analog circuit design. On the other hand, the folding A/D converter is suitable for the low-power, high-speed applications(Embedded system). The simulation results illustrate a conversion rate of 40MSamples/s and a Power dissipation of 80mW(only analog block) at 2.5V supply voltage.

  • PDF