• Title/Summary/Keyword: Feedforward 루프필터

Search Result 5, Processing Time 0.015 seconds

A Low Spur Phase-Locked Loop with FVCO-sampled Feedforward Loop-Filter (스퍼의 크기를 줄이기 위해 VCO 주기마다 전하가 전달되는 구조의 Feedforward 루프필터를 가진 위상고정루프)

  • Choi, Hyek-Hwan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.17 no.10
    • /
    • pp.2387-2394
    • /
    • 2013
  • A low spur phase-locked loop (PLL) with FVCO-sampled feedforward loop-filter has been proposed. Conventional PLL has loop filter made of a resistor and capacitors. The proposed PLL is working stably with the filter consisted of capacitors and a switch. It has been designed with a 1.8V $0.18{\mu}m$ CMOS process and proved by simulation with HSPICE.

A PLL with an Unipolar Charge Pump and a Loop Filter consisting of Sample-Hold Capacitor and FVCO-sampled Feedforward Filter (샘플-홀드 커패시터와 전압제어발진기 신호에 동작하는 피드포워드 루프필터를 가진 단방향 전하펌프를 가진 위상고정루프)

  • Han, Dae-Hyun
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.11 no.3
    • /
    • pp.283-289
    • /
    • 2018
  • A PLL with an unipolar charge pump and a loop filter consisting of sample-hold capacitor and Fvco-sampled feedforward loop filter. The proposed PLL not only reduces the chip area by replacing the resistance to a switch and a small capacitor but also reduces the variation of ${\Delta}VLPF$ and ${\Delta}{\Delta}VLPF$ to 1/6 and 1/5 respectively. The variation of ${\Delta}VLPF$ is related to the phase noise of VCO output and that of ${\Delta}{\Delta}VLPF$ is proportional to reference spurs. It has been simulated and verified with a 1.8V $0.18{\mu}m$ CMOS process and shown a good phase noise characteristics. We plan to fabricate chip based on the simulations and check performance.

Sound Synthesis of Right-Hand Playing Styles Using Improved Physical Modeling of Sanjo Gayageum (개선된 산조 가야금의 물리적 모델링을 이용한 오른손 주법의 음 합성)

  • Cho, Sang-Jin;Chong, Ui-Pil
    • The Journal of the Acoustical Society of Korea
    • /
    • v.25 no.8
    • /
    • pp.362-369
    • /
    • 2006
  • In this paper, we improve a Physical modeling of sanio gayageum and synthesize sounds by right-hand playing styles. Parameters of loop filter are estimated from decay region of recorded sound. That results in improved accuracy and reduction of computational costs. Body is implemented to a resonator which has characteristics of main resonances extracted from impulse response. Residual signal with main resonances removed is used as excitation signal of proposed model. Amok alter is approximated to frequency response of amok and is implemented to the 15th order all-role digital filter. Beating (by middle and index finger) among the right-hand playing styles is represented by feedforward comb filter. Parameters of this filter are extracted from recorded sound. The synthesized sounds using improved physical model of sanjo gayageum. plucking and beating, are pretty similar to original sounds.

Design of a 99dB DR single-bit 4th-order High Performance Delta-Sigma Modulator (99dB의 DR를 갖는 단일-비트 4차 고성능 델타-시그마 모듈레이터 설계)

  • Choi, Young-Kil;Roh, Hyung-Dong;Byun, San-Ho;Nam, Hyun-Seok;Roh, Jeong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.2
    • /
    • pp.25-33
    • /
    • 2007
  • In this paper, a fourth-order single-bit delta-sigma modulator is presented and implemented. The loop-filter is composed of both feedback and feedforward paths. Measurement results show that maximum 99dB dynamic range is achievable at a clock rate of 3.2MHz for 20kHz baseband. The proposed modulator has been fabricated in a $0.18{\mu}m$ standard CMOS process.

A $4^{th}$-Order 1-bit Continuous-Time Sigma-Delta Modulator for Acoustic Sensor (어쿠스틱 센서 IC용 4차 단일 비트 연속 시간 시그마-델타 모듈레이터)

  • Kim, Hyoung-Joong;Lee, Min-Woo;Roh, Jeong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.3
    • /
    • pp.51-59
    • /
    • 2009
  • This paper presents the design of continuous-time sigma-delta modulator for acoustic sensor. The feedforward structure without summing block is used to reduce power consumption of sigma-delta modulator. A high-linearity active-RC filter is used to improve resolution of sigma-delta modulator. Excess loop delay problem in conventional continuous-time sigma-delta modulators is solved by our proposed architecture. A low power, high resolution fourth-order continuous-time sigma-delta modulator with 1-bit quantization was realized in a 0.13-${\mu}m$ 1-Poly 8-metal CMOS technology, with a core area of $0.58\;mm^2$. Simulation results show that the modulator achieves 91.3-dB SNR over a 25-kHz signal bandwidth with an oversampling ratio of 64, while dissipating $290{\mu}W$ from a 3.3-V supply.