Browse > Article
http://dx.doi.org/10.6109/jkiice.2013.17.10.2387

A Low Spur Phase-Locked Loop with FVCO-sampled Feedforward Loop-Filter  

Choi, Hyek-Hwan (Department of Electronic Engineering, Pukyong National University)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.17, no.10, 2013 , pp. 2387-2394 More about this Journal
Abstract
A low spur phase-locked loop (PLL) with FVCO-sampled feedforward loop-filter has been proposed. Conventional PLL has loop filter made of a resistor and capacitors. The proposed PLL is working stably with the filter consisted of capacitors and a switch. It has been designed with a 1.8V $0.18{\mu}m$ CMOS process and proved by simulation with HSPICE.
Keywords
Phase-Locked Loop (PLL); Feedforward Loop Filter;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Floyd M. Gardner, "Charge-Pump Phase-Lock Loop", IEEE J. Tran, on Communications, vol. COM-28, no. 11, pp. 1849-1858, Nov. 1980.
2 S. J. Yun, H. D. Lee, K. D. Kim and J. K. Kwoni, "Differentially-tuned low-spur PLL using 65nm CMOS process," Electronics Letters, vol. 47, no. 6, pp. 369-371, Mar. 2011.   DOI   ScienceOn
3 M. M. Elsayed, M. Abdul-Latif, E. Sanchez-Sinencio "A spur-frequency-boosting PLL with a 074dBc reference-spur suppression in 90nm digital CMOS" IEEE J. Solid-State Circuits, vol. 48, no. 9, pp. 2104-2117, Sept. 2013.   DOI   ScienceOn
4 T. C. Lee and B. Razavi, "A stabilization technique for phase-locked frequency synthesizers," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 888-894, Jun. 2003.   DOI   ScienceOn
5 A Maxim et al., "A low-jitter 125-1250-MHz processindependent and ripple-poleless 0.18-um CMOS PLL based on a sample-reset loop filter," IEEE J. Solid-State Circuit, vol. 36, no. 11, pp. 1673-1683, Nov. 2001.   DOI   ScienceOn
6 J. G Maneatis et al., "Self-biased, High-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1795-1803, Nov. 2003.   DOI   ScienceOn
7 Jaeha Kim, Jeong-Kyoum Kim, Bong-Joon Lee, Namhoon Kim, Deog-Kyoon Jeong and Wonchan Kim, "A20-GHz Phase-Locked Loop for 40-Gb/s Serializing Transmitterin 0.13-um CMOS", IEEE Journal of Solid-State Circuits, vol. 41, no. 4, April 2006.
8 Youn-Gui Song, Young-Shig Choi, "A Fast Locking Phase Locked Loop with Multiple Charge Pumps", IEEK Journal of Electronics Engineers of Korea-SD, vol. 46, no. 2 pp. 71-77, February 2009.   과학기술학회마을