• Title/Summary/Keyword: Fault insertion

Search Result 40, Processing Time 0.038 seconds

A Study on the Reliability of Superconducting Fault Current Limiter and Adjacent Distribution Equipments (초전도한류기와 인근 배전설비의 신뢰도에 관한 연구)

  • Bae, In-Su;Kim, Sung-Yul;Kim, Jin-O
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.11
    • /
    • pp.2122-2127
    • /
    • 2009
  • This study presents the failure rate and repair rate of Superconducting Fault Current Limiter(SFCL) and adjacent distribution equipments. When the fault current penetrated SFCL, the supply of electric power to the customers can be partly continued. It is expected that SFCL makes to improve the reliability index of customers. Contrary to the expectations, the series connection between SFCL and distribution system could deteriorate the reliability index. To evaluate the reliability index in the distribution system including SFCL, the failure rate and repair rate of SFCL are required as well as that of distribution equipments. Also, the insertion of SFCL makes to change the failure rate and repair rate of adjacent equipments. This study proposes a method to calculate the failure rate and repair rate of a component combining SFCL and adjacent equipments.

Security Reconsideration on CRT-RSA Algorithm Against Fault Attacks using Opcode Modification (연산자 조작 공격에 대한 CRT-RSA 알고리듬의 안전성 재분석)

  • Ha, Jae-Cheol;Baek, Yi-Roo;Park, Jea-Hoon;Moon, Sang-Jae
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.20 no.4
    • /
    • pp.155-160
    • /
    • 2010
  • Since the RSA cryptosystem based on Chinese Remainder Theorem is vulnerable to many fault insertion attacks, some countermeasures against them were proposed. Recently, Kim et al. or Ha et al. respectively proposed each countermeasure scheme based on fault propagation method. Unfortunately, Hur et al. insist that these countermeasures are vulnerable to their opcode modification fault attack. In this paper, we show that the proposed attack can not apply to almost CRT-RSA countermeasures which use multi-precision operations in long bit computation. Therefore, the countermeasure against fault attack proposed by Kim et al. or Ha et al. are still secure.

Development of A Test Apparatus for Control Rod Drive Mechanism in Nuclear Power Plants

  • Kim, Choon-Kyung;Cheon, Jong-Min;Lee, Jong-Moo;Kim, Seog-Joo;Kwon, Soon-Man
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2003.10a
    • /
    • pp.1732-1735
    • /
    • 2003
  • In this paper, a DSP-based test apparatus for Control Rod Drive Mechanism (CRDM) that is used in nuclear power plants is described. Using this apparatus, we can test the mechanical and electrical characteristics of CRDM and obtain some information about how to improve the CRDM further and how to design a power controller to actuate the CRDM. Since firing angles can be directly applied to the gate-drive circuits of thyristors in the power controller by using this apparatus, the maximum and minimum values of firing angles within available limits are easily measured. Also step-current inputs help us investigate each coil's response characteristics. Therefore, we can easily find the range of control gains which enables a stable CRDM operation in insertion and withdrawal actions at high speed, mid speed, and low speed. Since this apparatus has a test mode in which an insertion or withdrawal action is divided into several phases so that the current command for each phase is given step by step, we may judge whether the CRDM works as expected or not. We also describe a fault detection capability of the test apparatus for the power controller by using discrete Fourier transform.

  • PDF

Analysis of Inrush Current Reduction Rate According to Insertion Resistance of the Superconducting Fault Current Limiter (초전도 한류기 투입저항 변화에 따른 여자돌입전류 저감률 분석)

  • Park, Se-Ho;Seo, Hun-Chul;Rhee, Sang-Bong;Kim, Chul-Hwan;Kim, Jae-Chul;Hyun, Ok-Bae
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.257-258
    • /
    • 2008
  • The inrush current of a transformer is a high-magnitude and harmonic-rich current generated when the transformer core is driven into saturation during energizing. The inrush current usually leads to undesirable effects, for example potential damage to the transformer, misoperation of a protective relay, and power quality deterioration in the distribution power system. Inrush current reduction is therefore important for power system operation. In this paper, to reduce the inrush current, the insertion resistance of the Superconducting Fault Current Limiter (SFCL) that is connected in series with the transformer in the distribution system is used. This paper implements the SFCL by using the Electromagnetic Transient Program-Restructured Version (EMTP-RV) to model the SFCL in the distribution system. The simulation results show the beneficial effects of the SFCL for reduction of the inrush current.

  • PDF

Analysis of system influence according to the insertion of the Fault Current Limiter (배전계통에서 상전도 한류기 투입에 따른 계통영향 평가)

  • Oh, Chang-Wook;Bang, Seung-Hyun;Rhee, Sang-Bong;Kim, Chul-Hwan
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.2279-2280
    • /
    • 2008
  • When electric power systems expand and become more interconnected, the fault current levels increase in the distribution system. Therefore, we studied the influence of the power system according to application of a resistive FCL. In this paper, the distribution system and the resistive FCL were modeled by using EMTP (Electromagnetic Transients Program), which simulates the effect of the resistive FCL for the single line ground fault in distribution system.

  • PDF

Development of Side Channel Attack Analysis Tool on Smart Card (사이드 채널 공격에 대한 스마트카드 안전성의 실험적 분석)

  • Han Dong-Ho;Park Jea-Hoon;Ha Jae-Cheol;Lee Sung-Jae;Moon Sang-Jae
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.16 no.4
    • /
    • pp.59-68
    • /
    • 2006
  • Although the cryptographic algorithms in IC chip such as smart card are secure against mathematical analysis attack, they are susceptible to side channel attacks in real implementation. In this paper, we analyze the security of smart card using a developed experimental tool which can perform power analysis attacks and fault insertion attacks. As a result, raw smart card implemented SEED and ARIA without any countermeasure is vulnerable against differential power analysis(DPA) attack. However, in fault attack about voltage and clock on RSA with CRT, the card is secure due to its physical countermeasures.

A Study on Momentary Voltage Variations and Fault Analysis in the Power Distribution System with Congeration Facilities (COGN). (열병합발전설비가 연계된 배전계통 순시전압변동 및 사고해석에 관한 연구)

  • Jung, Seong-Kyo;Choi, Joon-Ho;Kim, Dae-Won;Kim, Jae-Chul;Son, Hag-Sig;Kim, Yun-Woo
    • Proceedings of the KIEE Conference
    • /
    • 1999.07c
    • /
    • pp.1192-1194
    • /
    • 1999
  • Recently, there has been growing interest in utilizing cogeneration(COGN) system which has high energy efficiency due to the lacking of energy resource, but insertion of cogeneration system into existing power distribution system can cause several problems such as voltage variations, reenergizing of feeder isolated by fault, increasing fault current because of reverse power of COGN. Also these problems increase the complexity of control, protection, and maintenance of power distribution systems. Hence, some problems according to COGN interconnection operation to power distribution system must be taken into account so that operation and security of power distribution system is not disturbed. This paper deals with momentary voltage variations and fault analysis caused by interconnection operation of COGN.

  • PDF

Fault Detection through the LASAR Component modeling of PLD Devices (PLD 소자의 LASAR 부품 모델링을 통한 고장 검출)

  • Pyo, Dae-in;Hong, Seung-beom
    • Journal of Advanced Navigation Technology
    • /
    • v.24 no.4
    • /
    • pp.314-321
    • /
    • 2020
  • Logic automated stimulus and response (LASAR) software is an automatic test program development tool for logic function test and fault detection of avionics components digital circuit cards. LASAR software needs to the information for the logic circuit function and input and output of the device. If there is no component information, normal component modeling is impossible. In this paper, component modeling is carried out through reverse design of programmable logic device (PLD) device without element information. The developed LASAR program identified failure detection rates through fault simulation results and single-seated fault insertion methods. Fault detection rates have risen by 3% to 91% for existing limited modeling and 94% for modeling through the reverse design. Also, the 22 case of stuck fault with the I/O pin of EP310 PLD were detected 100% to confirm the good performance.

Crosstalk Glitch Elimination Algorithm for Functional Fault Avoidance (기능적 오류방지를 위한 크로스톡 글리치 제거 알고리즘)

  • Lee, Hyung-Woo;Kim, You-Bean;Kim, Ju-Ho
    • Proceedings of the IEEK Conference
    • /
    • 2004.06b
    • /
    • pp.577-580
    • /
    • 2004
  • Our paper focus on crosstalk noise problem, especially crosstalk glitch that occurs when victim is stable state and aggressor is transitive state. This generated glitch weigh with the functional reliability if the glitch is considerable. In this paper, we use buffer insertion, down sizing, buffer insertion with up-sizing methods concurrently. These methodologies use filtering effects which gates that have bigger noise margin than glitch width eliminates glitch. In addition, we do limited optimization in boundary of node's slack. Therefore, the operated node's changes are for nothing in other node's slack.

  • PDF

Control Strategies of Doubly Fed Induction Generator -Based Wind Turbines with Crowbar Activation (Crowbar 운전을 가지는 이중여자유도발전기 풍력발전시스템의 제어전략)

  • Justo, Jackson John;Ro, Kyoung-Soo
    • Proceedings of the KIEE Conference
    • /
    • 2011.07a
    • /
    • pp.706-707
    • /
    • 2011
  • The insertion of the crowbar system in the doubly fed induction generator rotor circuit for a short period of time during grid disturbance enables a more efficient way of limiting transient rotor current and hence protecting the rotor side converter (RSC) and the DC - link capacitor. When crowbar is activated at fault occurrence and clearance time, RSC is blocked while DC -link capacitor and the grid side converter (GSC) can be controlled to provide reactive power support at the PCC and improve the voltage which helps to comply with grid codes. In this paper, control strategies for crowbar system to limit the rotor current during fault is presented with RSC and GSC controllers are modified to control PCC voltage during disturbance to enhance DFIG wind farm to comply with some strict grid codes. Model simulated on MATLAB/Simulink verify the study through simulation results presented.

  • PDF