Journal of Advanced Navigation Technology (한국항행학회논문지)

The Korean Navigation Institute (한국항행학회)
권호 표지
DOI QR코드

DOI QR Code

Fault Detection through the LASAR Component modeling of PLD Devices

PLD 소자의 LASAR 부품 모델링을 통한 고장 검출

  • Pyo, Dae-in (Department of Avionics engineering, Graduate School of Aeronautics, Information and Industry, Hanseo University) ;
  • Hong, Seung-beom (Department of Avionics engineering, Graduate School of Aeronautics, Information and Industry, Hanseo University)
  • 표대인 (한서대학교 항공정보산업대학원 항공전자공학과) ;
  • 홍승범 (한서대학교 항공정보산업대학원 항공전자공학과)
  • Received : 2020.07.27
  • Accepted : 2020.08.10
  • Published : 2020.08.31
Download PDF
⟨ Previous Next ⟩

Abstract

Logic automated stimulus and response (LASAR) software is an automatic test program development tool for logic function test and fault detection of avionics components digital circuit cards. LASAR software needs to the information for the logic circuit function and input and output of the device. If there is no component information, normal component modeling is impossible. In this paper, component modeling is carried out through reverse design of programmable logic device (PLD) device without element information. The developed LASAR program identified failure detection rates through fault simulation results and single-seated fault insertion methods. Fault detection rates have risen by 3% to 91% for existing limited modeling and 94% for modeling through the reverse design. Also, the 22 case of stuck fault with the I/O pin of EP310 PLD were detected 100% to confirm the good performance.

LASAR (logic automated stimulus and response) 소프트웨어는 디지털 전자 회로 카드에 대한 로직 기능시험 및 고장검출을 위한 자동점검프로그램 개발도구이다. LASAR 소프트웨어는 소자의 논리회로 기능 및 입·출력 정의된 정보가 필요하다. 소자 정보가 없으면 정상적인 부품 모델링이 불가능하다. 따라서 본 논문에서는 소자 정보가 없는 PLD (programmable logic device) 소자를 역설계 방법을 통하여 부품 모델링을 수행한다. 개발된 LASAR 프로그램은 고장 시뮬레이션 결과와 단일 고착 고장삽입 방법을 통해 고장 검출율을 확인하였다. 고장 검출율은 기존의 제한적인 모델링은 91%, 역설계를 통한 모델링은 94%로 3% 상승하였다. 또한, EP 310 PLD 소자에 대한 입·출력핀에 대한 22가지 고착결함의 경우 100% 검출하여 양호한 성능을 확인하였다.

Keywords

References

  1. J. W. Kim, A reliable maintenance method for electronic circuit card, M.S. dissertation, Korea University, Seoul, Korea, 2012.
  2. Teradyne, LASAR software [Internet]. Available: http://www.teradynedefenseaerospace.com/products/software/lasar.
  3. J. G. Jung, Fault detection system by extracting the ROM's data, M.S. dissertation, Hanseo University, Chungcheongnam-do, Korea, 2012.
  4. W. J. Shim, A Study on the fault detection of ASIC using dynamic pattern test, M.S. dissertation, Hanseo University, Chungcheongnam-do, Korea, 2013.
  5. Teradyne. Inc., LASAR 6.60 manual, 2007.
  6. Wikipedia, Programmable logic device [Internet]. Available: https://en.wikipedia.org/wiki/pld.
  7. DataSheet4U, Alter EP 310 [Internet]. Available: http://www.DataSheet4U.com/products/AlterEP310.
  8. Wikipedia, Automatic test pattern generation [Internet]. Available:https://en.wikipedia.org/wiki/Automatic_test_pattern_generation.
  9. MIL-STD-2077B, General requirement test program set, 1991.
  10. S. W. Kim, Efficient diagnosis for multiple stuck-at faults using fault dictionary, M.S. dissertation, Yonsei University, Seoul, Korea, 2003.