• Journal of Electrical Engineering and Technology
• /
• 제6권5호
• /
• pp.658-665
• /
• 2011

In the present paper, a novel fast peak detector for single- or three-phase unsymmetrical voltage sags is proposed. The proposed detector is modified from a single-phase digital phase-locked loop based on a d-q transformation using an all-pass filter (APF). APF generates a virtual phase with $90^{\circ}$ phase delay. However, this virtual phase cannot reflect a sudden change of the grid voltage in the moment of voltage sag, which causes a peak value to be significantly distorted and to settle down slowly. Specifically, the settling time of the peak value is too long when voltage sag occurs around a zero crossing, such as phase $0^{\circ}$ and $180^{\circ}$. This paper describes the operating principle of the APF problem and proposes a modified all-pass filter (MAPF) to mitigate the inherent APF problem. In addition, a new fast peak detector using MAPF is proposed. The proposed detector is able to calculate a peak value within 0.5 ms, even when voltage sag occurs around zero crossing. The proposed fast peak detector is compared with the conventional detector using APF. Results show that the proposed detector has faster detection time in the whole phase range. Furthermore, the proposed fast peak detector can be effectively applied to unsymmetrical three-phase voltage sags. Simulation and experimental results verify the advantages of the proposed detector and MAPF.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제9권1호
• /
• pp.22-28
• /
• 2009

This paper presents a fast received signal strength indicator (RSSI) circuit for wireless communication application. The proposed circuit is developed using power detectors and an analog-to-digital converter to achieve a fast settling time. The power detector is consisted of a novel logarithmic variable gain amplifier (VGA), a peak detector, and a comparator in a closed loop. The VGA achieved a wide logarithmic gain range in a closed loop form for stable operation. For the peak detector, a fast settling time and small ripple are obtained using the orthogonal characteristics of quadrature signals. In $0.18-{\mu}m$ CMOS process, the RSSI value settles down in $20{\mu}s$ with power consumption of 20 mW, and the maximum ripple of the RSSI is 30 mV. The proposed RSSI circuit is fabricated with a personal handy-phone system transceiver. The active area is $0.8{\times}0.2\;mm^2$.

• 전기학회논문지
• /
• 제57권7호
• /
• pp.1195-1199
• /
• 2008

In this paper, peak detector of generator's output voltage and variable gain controller are introduced for a fast dynamic response. The conventional r,m.s, signal detected has inherent time delay, and the dynamic response of generator using conventional PID controller has some problem in sudden load change. In this paper, the peak detector and signal selector with variable gain controller is used to overcome this problem. The main controller can check the voltage state from the peak detector. When a sudden load change, the over-voltage and under-voltage signal from peak detector change the controller's gain and exciter's current reference. The proposed scheme can improve the dynamic response, which is verified from experimental test of 200kW diesel engine-generator.

• 전자공학회논문지B
• /
• 제32B권3호
• /
• pp.66-76
• /
• 1995

In this research, a mesh connected VLSI structure is proposed for the real time computation of the generalized Hough transform(GHT). The purpose of the research is to design a generalized Hough transformer that can be realized as a single chip processor. The GHT has been modified to yield a highly parallel structure consisting of simple processing elements(PEs) and communication networks. In the proposed structure, the GHT can be computed by first assigning an image pixel to a PE and performing shift and add operations. The result of the CAD circuit simulation shows that it can be computed in the time proportional to the number of pixels in the pattern. In addition to the Hough transformer, the peak detector has been designed to reduce 1)the number of the I/O operations between the transformer and the host computer and 2) the host computer's burden for peak detection by transmitting only the local peaks detected from the transformed accumulator. It is expected that the proposed single chip Hough transformer with peak detector makes a fast and inexpensive edge based object recognition systems possible for many industrial and military applications.

• Transactions on Electrical and Electronic Materials
• /
• 제2권1호
• /
• pp.16-21
• /
• 2001

A new technique to measure low level capacitance variations of a gyroscope is proposed. It is based on the improved CVC(capacitance to voltage converter) biased by a d.c. current source and the peak detector without any low pass filter. This setup of the measurement system makes it possible to provide higher speed of measurement and wide operation range. The d,c, drift of the conventional CVC and stray capacitances are automatically compensated. Key parameters that affect the performance of the measurement system are illustrated and computer simulation results are presented. The demonstrated measurement system for micromachined gyroscope applications shows a linearity of 0.99972 and a resolution of 0.67fF from 10 fF to 120 fF at 10 kHz.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 하계종합학술대회 논문집(5)
• /
• pp.106-109
• /
• 2000

The diode characteristics for therapy radiation sensor have been studied by irradiating therapy radiation from the MM22 microtron accelerator. Signal processing has been performed in the pulse mode which can process the signal fast. We have designed integrator, peak detector and synchronization circuit to detect diode signal in the pulse mode for implementation of portal image. We also read the diode signal by A/D board and displayed the peak value with LabView program. Because the quality of portal image obtained by film in the case of therapy radiation is much worse than that of diagnostic film, Digital radiography system by rectifier diode detector was suggested for portal Image.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2008년도 제39회 하계학술대회
• /
• pp.912-913
• /
• 2008

In this paper, peak detector of generator output voltage and variable gain controller is introduced for the fast dynamic response. The general r.m.s. detecting signal of generator has inherent time delay from the actual signal. So the dynamic response of generator using conventional PID controller has some problem in sudden load change. In order to overcome this problem, the peak detector and signal selector with variable gain controller is used in this paper. The proposed control scheme is verified from experimental test of 200kW diesel engine-generator.

• Nuclear Engineering and Technology
• /
• 제55권9호
• /
• pp.3506-3513
• /
• 2023

In this paper, we demonstrate the neutron attenuation of dry cask shielding materials using the S670e helium-4 detector manufactured by Arktis Radiation Ltd. In particular, two materials expected to be applied to the TN-32 dry cask manufactured by ORANO Korea and KORAD-21 by the Korea Radioactive Waste Agency (KORAD) were utilized. The measured neutron attenuation was compared with our Monte Carlo N-Particle Transport simulation results, and the difference is given as the root mean square (RMS). For the fast neutron case, a rapid decline in neutron counts was observed as a function of increasing material thickness, exhibiting an exponential relationship. The discrepancy between the experimentally acquired data and simulation results for the fast neutron was maintained within a 2.3% RMS. In contrast, the observed thermal neutron count demonstrated an initial rise, attained a maximum value, and exhibited an exponential decline as a function of increasing thickness. In particular, the discrepancy between the measured and simulated peak locations for thermal neutrons displayed an RMS deviation of approximately 17.3-22.4%. Finally, the results suggest that a minimum thickness of 5 cm for Li-6 is necessary to achieve a sufficiently significant cross-section, effectively capturing incoming thermal neutrons within the dry cask.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 1999년도 하계종합학술대회 논문집
• /
• pp.86-89
• /
• 1999

In this paper, we propose a new architecture of the fast symbol timing synchronization system which has some shared hardware blocks in order to reduce the hardware complexity. The proposed system consists of received power detector, correlation power detector using shared complex moving adders, and 2-step peak detector. Our system has detected FFT starting point within three Symbols using first two reference symbols of the frame in wireless ATM system. The new architecture was designed and simulated using VHDL. Our proposed architecture also detects a correct symbol timing synchronization within three symbols under a multi-path fading channel.

• Journal of Electrical Engineering and Technology
• /
• 제11권1호
• /
• pp.157-166
• /
• 2016

In this paper, a new sag and peak voltage detector is proposed for a single-phase inverter using delta square operation. The conventional sag detector is from a single-phase digital phase-locked loop (DPLL) that is based on d-q transformations using an all-pass filter (APF). The d-q transformation is typically used in the three-phase coordinate system. The APF generates a virtual q-axis voltage component with a 90° phase delay, but this virtual phase cannot reflect a sudden change in the grid voltage at the instant the voltage sag occurs. As a result, the peak value is drastically distorted, and it settles down slowly. A modified APF generates the virtual q-axis voltage component from the difference between the current and the previous values of the d-axis voltage component in the stationary reference frame. However, the modified APF cannot detect the voltage sag and peak value when the sag occurs around the zero crossing points such as 0° and 180°, because the difference voltage is not sufficient to detect the voltage sag. The proposed algorithm detects the sag voltage through all regions including the zero crossing voltage. Moreover, the exact voltage drop can be acquired by calculating the q-axis component that is proportional to the d-axis component. To verify the feasibility of the proposed system, the conventional and proposed methods are compared using simulations and experimental results.