• Title/Summary/Keyword: Excalibur

Search Result 34, Processing Time 0.042 seconds

HW/SW co-design of H.264/AVC Decoder using ARM-Excalibur (ARM-Excalibur를 이용한 H.264/AVC 디코더의 HW/SW 병행 설계)

  • Jung, Jun-Mo
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.10 no.7
    • /
    • pp.1480-1483
    • /
    • 2009
  • In this paper, the hardware(HW) and software(SW) co-design methodology of H.264/AVC decoder using ARM-Excalibur is proposed. The SoC consists of embedded processor, memory, peripheral device and logic circuits. Recently, the co-design method which designs simultaneously HW and SW part is a new paradigm in SoC design. Because the optimization for partitioning the SoC system is very difficult, the verification must be performed earlier in design flow. We designed the H.264 and AVC Decoder using co-design method. It is shown that, for the proposed co-design method, the performance improvements can be obtained.

DMAC implementation On $Excalibur^{TM}$ ($Excalibur^{TM}$ 상에서의 DMAC 구현)

  • Hwang, In-Ki
    • Proceedings of the KIEE Conference
    • /
    • 2003.11c
    • /
    • pp.959-961
    • /
    • 2003
  • In this paper, we describe implemented DMAC (Direct Memory Access Controller) architecture on Altera's $Excalibur^{TM}$ that includes industry-standard $ARM922T^{TM}$ 32-bit RISC processor core operating at 200 MHz. We implemented DMAC based on AMBA (Advanced Micro-controller Bus Architecture) AHB (Advanced Micro-performance Bus) interface. Implemented DMAC has 8-channel and can extend supportable channel count according to user application. We used round-robin method for priority selection. Implemented DMAC supports data transfer between Memory-to-Memory, Memory-to-Peripheral and Peripheral-to-Memory. The max transfer count is 1024 per a time and it can support byte, half-word and word transfer according to AHB protocol (HSIZE signals). We implemented with VHDL and functional verification using $ModelSim^{TM}$. Then, we synthesized using $LeonardoSpectrum^{TM}$ with Altera $Excalibur^{TM}$ library. We did FPGA P&R and targeting using $Quartus^{TM}$. We can use implemented DMAC module at any system that needs high speed and broad bandwidth data transfers.

  • PDF

Implementation of Segment_LCD display based on SoC design

  • Ling, Ma;Kim, Kab-Il;Son, Young-I.
    • Proceedings of the KIEE Conference
    • /
    • 2003.11b
    • /
    • pp.59-62
    • /
    • 2003
  • The purpose of this paper is to present how to implement Segment_LCD display using SoC design. The SoC design is achieved by using an ARM_based Excalibur device. The Excalibur device offers an outstanding embedded development platform with ARM922T and FPA. The design in the Excailbur device uses the embedded AR띤 Processor core and the AMBA high-performance bus (AHH) to write to a memory-mapped slave peripheral in the FPGA portion of the device. Here, Segment_LCD is one kind of memory-mapped slave peripherals. In order to Implement the Segment_LCD display based on SoC design, four steps are fellowed. At first, IP modules are made by using Verilog HDL. Secondly, the ARM processor of the Excalibur is programmed using C in ADS (ARM Developer Suite). And in the third step, the whole system is simulated and verified. At last, modules are downloaded to SoCMaster kit. Both Quartus II software and ModelSim5.5e software are the key software tools during the design.

  • PDF

The VoIP System on Chip Design and the Test Board Development for the Function Verification (VoIP 시스템 칩 설계 및 기능 검증용 보드 개발)

  • 소운섭;황대환;김대영
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.10a
    • /
    • pp.990-994
    • /
    • 2003
  • This paper describes the VoIP(Voice over Internet Protocol) SoC(System on Chip) Design and the test board development for the function verification to support voice communication services using Internet. To implement the simple system of configuration, we designed the VoIP SoC which have ARM922T of 32bit microprocessor, IP network interface, voice signal interface, various user interface function. Also we developed test program and communication protocol to verify the function of this chip. We used several tools of design and simulation, developed and tested a test board with Excalibur which includes ARM922T microprocessor and FPGA.

  • PDF

Design SoC for DC motor control (DC 모터 제어용 SoC 설계)

  • Yoon, Ki-Don;Oh, Sung-Nam;Kim, Kab-Il;Son, Young-Ik
    • Proceedings of the KIEE Conference
    • /
    • 2003.11c
    • /
    • pp.411-413
    • /
    • 2003
  • 본 논문에서는 ARM922T Core와 주변장치를 설계할 수 있는 100만 게이트의 FPGA를 내장한 알데라(Altera)사의 엑스칼리버(Excalibur)를 이용하여 DC모터 제어용 SoC를 설계하였다. SoC란 System on Chip의 약자로 하나의 칩 안에 프로세서와 다양한 목적의 주변장치들을 집적하는 것을 말한다. 모터를 구동하기 위한 PWM신호 생성기를 하드웨어 설계언어(Hardware Description Language)로 구현하고 시뮬레이션을 통해 설계모듈을 검증하였다. 이렇게 검증한 PWM 생성기 모듈과 ARM922T Core를 합성하여 SoC를 설계하였다. PWM 생성기 모들을 구성하는 내부의 각 분분을 VerilogHDL로 코딩하여 심볼로 만들어 통합하는 방식으로 설계를 하였으며 실제 모터를 구동하기 위해서 프로세서가 동작할 수 있도록 C언어로 프로그램하여 함께 칩에 다운로드하여 테스트를 하였다. SoC를 기반으로한 시스템 설계의 장점은 시스템이 간단해지고 고속의 동작이 가능하며 회로의 검증 및 다양한 시뮬레이션이 용이하다는데 있다.

  • PDF

FPGA Implementation of Elliptic Curve Cryptography Processor as Intellectual Property (타원곡선 암호연산 IP의 FPGA구현)

  • Moon, San-Gook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2008.05a
    • /
    • pp.670-673
    • /
    • 2008
  • Optimized algorithms and numerical expressions which had been verified through C program simulation, should be analyzed again with HDL (hardware description language) such as Verilog, so that the verified ones could be modified to be applied directly to hardware implementation. The reason is that the characteristics of C programming language design is intrinsically different from the hardware design structure. The hardware IP verified doubly in view of hardware structure together with algorithmic verification, was implemented on the Altera Excalibur FPGA device equipped with ARM9 microprocessor core, to a real chip prototype, using Altera embedded system development tool kit. The implemented finite field calculation IPs can be used as library modules as Elliptic Curve Cryptography finite field operations which has more than 193 bit key length.

  • PDF

Low-power Focus Value Calculation Algorithm using modified DCT for the mobile phone (개선된 이산 코사인 변환을 이용한 모바일 폰 용 저전력 초점 값 계산 알고리즘)

  • Lee Sang-Yong;Park Sang-Soo;Kim Soo-Won
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.11
    • /
    • pp.49-54
    • /
    • 2005
  • This paper proposes the low power MDCT algorithm for precise FV with minimum size of sub-window in mobile phone. Proposed algerian uses the coefficient at the middle of whole result process requiring the least number of calculations, since it has a good characteristic when used as standard of the FV and needs minimum amount of operation. In addition, using the DCT result related to the middle frequency makes the characteristic of FV more superior because it suppresses the impulsive noise and difference of focus values is larger than any others. The proposed algorithm is implemented using Verilog HDL and verified using Excalibur-ARM board.

Implementation of an Efficient Rate-Distortion Optimization Algorithm for JPEG2000 (JPEG2000 영상 압축을 위한 효율적인 비율-왜곡 최적화 알고리즘 구현)

  • Moon Hyoung-Jin;Jung Gab-Cheon;Park Seong-Mo
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.43 no.3 s.309
    • /
    • pp.50-58
    • /
    • 2006
  • This paper describes the implementation of an efficient Rate-Distortion Optimization algerian to speed up rate control in JPEG2000. While the conventional algorithm determines the rate constant by averaging maximum R-D slope and minimum R-D slope for entire image, the proposed algorithm determines it by using R-D slopes of coding passes located near truncation point. Moreover, the rate allocation in proposed algorithm is conducted about only coding passes excluded from the previous rate allocation. As a result, it can reduce the number of operations required for rate-distortion optimization. The proposed algorithm was implemented in C programing language and was executed on the Altera Excalibur(EPXA4) development board.

Implementation of a Genetic Operator for Genetic Algorithm (유전자 알고리즘의 유전 연산자 구현)

  • You, Myoung-Keun;Song, Gi-Yong
    • Proceedings of the Korea Institute of Convergence Signal Processing
    • /
    • 2005.11a
    • /
    • pp.357-360
    • /
    • 2005
  • 유전자 알고리즘(Genetic Algorithm, GA)은 자연적 진화과정에서 생존 경쟁 측면의 가장 적합한 메커니즘이다. GA를 소프트웨어로 수행하는데 큰 지연시간은 필수적이기 때문에 하드웨어 설계를 이용하여 알고리즘 실행 속도를 증가시키기 위한 많은 연구가 진행되어 왔다. 본 논문에서는 염색체의 임의의 유전인자를 기준으로 입력 받은 염색체에 대하여 GA 연산을 수행하는 유전 연산자를 설계한다. 설계된 디자인을 ARM 코어와 PLD로 구성된 Altera사의 Excalibur칩에 구현하여 동작을 검증하였다.

  • PDF

A Heuristic Rule for the Performance Improvement in Time Domain Passivity Control of Haptic Interfaces

  • Kim, Yoon-Sang;Blake Hannaford
    • Transactions on Control, Automation and Systems Engineering
    • /
    • v.4 no.3
    • /
    • pp.212-216
    • /
    • 2002
  • A practical issue is studied to improve the performance of a new energy based method of achieving stable, high performance haptic interface control. The issue is related to resetting the amount of energy accumulated in the Passivity Observer for faster operation. A heuristic method is derived and experimentally tested for the resetting and it is shown to help the PC to operate sooner when the system gets active. Experimental results are presented for the “Excalibur” haptic device.