• Title/Summary/Keyword: Epitaxial

Search Result 896, Processing Time 0.03 seconds

Fabrication of Polycrystalline Si Films by Silicide-Enhanced Rapid Thermal Annealing and Their Application to Thin Film Transistors (Silicide-Enhanced Rapid Thermal Annealing을 이용한 다결정 Si 박막의 제조 및 다결정 Si 박막 트랜지스터에의 응용)

  • Kim, Jone Soo;Moon, Sun Hong;Yang, Yong Ho;Kang, Sung Mo;Ahn, Byung Tae
    • Korean Journal of Materials Research
    • /
    • v.24 no.9
    • /
    • pp.443-450
    • /
    • 2014
  • Amorphous (a-Si) films were epitaxially crystallized on a very thin large-grained poly-Si seed layer by a silicide-enhanced rapid thermal annealing (SERTA) process. The poly-Si seed layer contained a small amount of nickel silicide which can enhance crystallization of the upper layer of the a-Si film at lower temperature. A 5-nm thick poly-Si seed layer was then prepared by the crystallization of an a-Si film using the vapor-induced crystallization process in a $NiCl_2$ environment. After removing surface oxide on the seed layer, a 45-nm thick a-Si film was deposited on the poly-Si seed layer by hot-wire chemical vapor deposition at $200^{\circ}C$. The epitaxial crystallization of the top a-Si layer was performed by the rapid thermal annealing (RTA) process at $730^{\circ}C$ for 5 min in Ar as an ambient atmosphere. Considering the needle-like grains as well as the crystallization temperature of the top layer as produced by the SERTA process, it was thought that the top a-Si layer was epitaxially crystallized with the help of $NiSi_2$ precipitates that originated from the poly-Si seed layer. The crystallinity of the SERTA processed poly-Si thin films was better than the other crystallization process, due to the high-temperature RTA process. The Ni concentration in the poly-Si film fabricated by the SERTA process was reduced to $1{\times}10^{18}cm^{-3}$. The maximum field-effect mobility and substrate swing of the p-channel poly-Si thin-film transistors (TFTs) using the poly-Si film prepared by the SERTA process were $85cm^2/V{\cdot}s$ and 1.23 V/decade at $V_{ds}=-3V$, respectively. The off current was little increased under reverse bias from $1.0{\times}10^{-11}$ A. Our results showed that the SERTA process is a promising technology for high quality poly-Si film, which enables the fabrication of high mobility TFTs. In addition, it is expected that poly-Si TFTs with low leakage current can be fabricated with more precise experiments.

Effect of Growth Factors in Doping Concentration of MBE Grown GaAs for Tunnel Diode in Multijunction Solar Cell

  • Park, Gwang-Uk;Gang, Seok-Jin;Gwon, Ji-Hye;Kim, Jun-Beom;Yeo, Chan-Il;Lee, Yong-Tak
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.08a
    • /
    • pp.308-309
    • /
    • 2012
  • One of the critical issues in the growth of multijunction solar cell is the formation of a highly doped Esaki interband tunnel diode which interconnects unit cells of different energy band gap. Small electrical and optical losses are the requirements of such tunnel diodes [1]. To satisfy these requirements, tens of nanometer thick gallium arsenide (GaAs) can be a proper candidate due to its high carrier concentration in low energy band gap. To obtain highly doped GaAs in molecular beam epitaxy, the temperatures of Si Knudsen cell (K-cell) for n-type GaAs and Be K-cell for p-type GaAs were controlled during GaAs epitaxial growth, and the growth rate is set to 1.75 A/s. As a result, the doping concentration of p-type and n-type GaAs increased up to $4.7{\times}10^{19}cm^{-3}$ and $6.2{\times}10^{18}cm^{-3}$, respectively. However, the obtained n-type doping concentration is not sufficient to form a properly operating tunnel diode which requires a doping concentration close to $1.0{\times}10^{19}cm^{-3}$ [2]. To enhance the n-type doping concentration, n-doped GaAs samples were grown with a lower growth rate ranging from 0.318 to 1.123 A/s at a Si K-cell temperature of $1,180^{\circ}C$. As shown in Fig. 1, the n-type doping concentration was increased to $7.7{\times}10^{18}cm^{-3}$ when the growth rate was decreased to 0.318 A/s. The p-type doping concentration also increased to $4.1{\times}10^{19}cm^{-3}$ with the decrease of growth rate to 0.318 A/s. Additionally, bulk resistance was also decreased in both the grown samples. However, a transmission line measurement performed on the n-type GaAs sample grown at the rate of 0.318 A/s showed an increased specific contact resistance of $6.62{\times}10^{-4}{\Omega}{\cdot}cm^{-2}$. This high value of contact resistance is not suitable for forming contacts and interfaces. The increased resistance is attributed to the excessively incorporated dopant during low growth rate. Further studies need to be carried out to evaluate the effect of excess dopants on the operation of tunnel diode.

  • PDF

Hot-wall epitaxial growth and characterization of $Cd_{1-x}Mn_xTe$ films (Hot-wall epitaxy 법에 의한 $Cd_{1-x}Mn_xTe$ 박막의 성장과 특성)

  • 황영훈;엄영호
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.9 no.1
    • /
    • pp.126-131
    • /
    • 1999
  • $Cd_{1-x}Mn_xTe$ thin films were grown on GaTs (100) substrates by hot-wall epitaxy method. From the XRD measurements, it was found that CdTe/GaAs (100)film was grown as a single crystal with the same growth plane of (100) and $Cd_{1-x}Mn_xTe$film as a poly crystal as Mn content was increased, and the lattice constant was decressed with the similar gradient of bulk crystal as x was increased. From the PL measurements, $L_1$line due to the exciton trapped on an acceptor and $L_2$line due to an exciton trapped on a shallow potential fluctuation were observed, and $L_1$line was observed only in $Cd_{0.91}Mn_{0.09}$te but it was disappeared probably due to a stronger lacalization of excitons with increasing alloy fluctuation.$L_2$line was dominant in case of $x{\ge}0.2$and for higher Mn contents the broad transition about 2.0eV associated to the 3d levels of the $Mn^{2+}$ ion dominated the PL spectrum, and the $L_2$ transition become weaker and weaker. For$x{\ge}0.4$, the transition line about 2.0eV due to $Mn^{2+}$ion showed no shift.

  • PDF

Luminescence properties of InGaN/GaN green light-emitting diodes grown by using graded short-period superlattice structures

  • Cho, Il-Wook;Na, Hyeon Ji;Ryu, Mee-Yi;Kim, Jin Soo
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.279.2-279.2
    • /
    • 2016
  • InGaN/GaN multiple quantum wells (MQWs) have been attracted much attention as light-emitting diodes (LEDs) in the visible and UV regions. Particularly, quantum efficiency of green LEDs is decreased dramatically as approaching to the green wavelength (~500 nm). This low efficiency has been explained by quantum confined Stark effect (QCSE) induced by piezoelectric field caused from a large lattice mismatch between InGaN and GaN. To improve the quantum efficiency of green LED, several ways including epitaxial lateral overgrowth that reduces differences of lattice constant between GaN and sapphire substrates, and non-polar method that uses non- or semi-polar substrates to reduce QCSE were proposed. In this study, graded short-period InGaN/GaN superlattice (GSL) was grown below the 5-period InGaN/GaN MQWs. InGaN/GaN MQWs were grown on the patterned sapphire substrates by vertical-metal-organic chemical-vapor deposition system. Five-period InGaN/GaN MQWs without GSL structure (C-LED) were also grown to compare with an InGaN/GaN GSL sample. The luminescence properties of green InGaN/GaN LEDs have been investigated by using photoluminescence (PL) and time-resolved PL (TRPL) measurements. The PL intensities of the GSL sample measured at 10 and 300 K increase about 1.2 and 2 times, respectively, compared to those of the C-LED sample. Furthermore, the PL decay of the GSL sample measured at 10 and 300 K becomes faster and slower than that of the C-LED sample, respectively. By inserting the GSL structures, the difference of lattice constant between GaN and sapphire substrates is reduced, resulting that the overlap between electron and hole wave functions is increased due to the reduced piezoelectric field and the reduction in dislocation density. As a results, the GSL sample exhibits the increased PL intensity and faster PL decay compared with those for the C-LED sample. These PL and TRPL results indicate that the green emission of InGaN/GaN LEDs can be improved by inserting the GSL structures.

  • PDF

Effects of GaN Buffer Layer Thickness on Characteristics of GaN Epilayer (GaN 완충층 두께가 GaN 에피층의 특성에 미치는 영향)

  • Jo, Yong-Seok;Go, Ui-Gwan;Park, Yong-Ju;Kim, Eun-Gyu;Hwang, Seong-Min;Im, Si-Jong;Byeon, Dong-Jin
    • Korean Journal of Materials Research
    • /
    • v.11 no.7
    • /
    • pp.575-579
    • /
    • 2001
  • GaN buffer layer and epilayer have been grown on sapphire (0001) by metal organic chemical vapor deposition (MOCVD). GaN buffer layer ranging from 26 nm to 130 nm in thickness was grown at 55$0^{\circ}C$ prior to the 4 $\mu\textrm{m}$ thick GaN epitaxial deposition at 110$0^{\circ}C$. After GaN buffer layer growth, buffer layer surface was examined by atomic force microscopy (AFM). As the thickness of GaN buffer layer was increased, surface morphology of GaN epilayer was investigated by scanning electron microscopy (SEM). Double crystal X-ray diffraction (DCXRD) and Raman spectroscopy were employed to study crystallinity of GaN epilayers. Optical properties of GaN epilayers were measured by photoluminescence (PL). The epilayer grown with a thin buffer layer had rough surface, and the epilayer grown with a thick buffer layer had mirror-like surface of epilayer. Although the stress on the latter was larger than on the former, its crystallinity was much better. These results imply that the internal free energy is decreased in case of the thick buffer layer. Decrease in internal free energy promotes the lateral growth of the GaN film, which results in the smoother surface and better crystallinity.

  • PDF

Growth Behavior and Thermal Stability of CoSi2 Layer on Poly-Si Substrate Using Reactive Chemical Vapor Deposition (반응성 CVD를 이용한 다결정 실리콘 기판에서의 CoSi2 layer의 성장거동과 열적 안정성에 관한 연구)

  • Kim, Sun-Il;Lee, Heui-Seung;Park, Jong-Ho;Ahn, Byung-Tae
    • Korean Journal of Materials Research
    • /
    • v.13 no.1
    • /
    • pp.1-5
    • /
    • 2003
  • Uniform polycrystalline $CoSi_2$layers have been grown in situ on a polycrystalline Si substrate at temperature near $625^{\circ}C$ by reactive chemical vapor deposition of cyclopentadienyl dicarbonyl cobalt, Co(η$^{5}$ -C$_{5}$ H$_{5}$ )(CO)$_2$. The growth behavior and thermal stability of $CoSi_2$layer grown on polycrystalline Si substrates were investigated. The plate-like CoSi$_2$was initially formed with either (111), (220) or (311) interface on polycrystalline Si substrate. As deposition time was increasing, a uniform epitaxial $CoSi_2$layer was grown from the discrete $CoSi_2$plate, where the orientation of the$ CoSi_2$layer is same as the orientation of polycrystalline Si grain. The interface between $CoSi_2$layer and polycrystalline Si substrate was always (111) coherent. The growth of the uniform $CoSi_2$layer had a parabolic relationship with the deposition time. Therefore we confirmed that the growth of $CoSi_2$layer was controlled by diffusion of cobalt. The thermal stability of $CoSi_2$layer on small grain-sized polycrystalline Si substrate has been investigated using sheet resistance measurement at temperature from $600^{\circ}C$ to $900^{\circ}C$. The $CoSi_2$layer was degraded at $900^{\circ}C$. Inserting a TiN interlayer between polycrystalline Si and $_CoSi2$layers improved the thermal stability of $CoSi_2$layer up to $900^{\circ}C$ due to the suppression of the Co diffusion.

Efficiency Improvement in InGaN-Based Solar Cells by Indium Tin Oxide Nano Dots Covered with ITO Films

  • Seo, Dong-Ju;Choi, Sang-Bae;Kang, Chang-Mo;Seo, Tae Hoon;Suh, Eun-Kyung;Lee, Dong-Seon
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.02a
    • /
    • pp.345-346
    • /
    • 2013
  • InGaN material is being studied increasingly as a prospective material for solar cells. One of the merits for solar cell applications is that the band gap energy can be engineered from 0.7 eV for InN to 3.4 eV for GaN by varying of indium composition, which covers almost of solar spectrum from UV to IR. It is essential for better cell efficiency to improve not only the crystalline quality of the epitaxial layers but also fabrication of the solar cells. Fabrication includes transparent top electrodes and surface texturing which will improve the carrier extraction. Surface texturing is one of the most employed methods to enhance the extraction efficiency in LED fabrication and can be formed on a p-GaN surface, on an N-face of GaN, and even on an indium tin oxide (ITO) layer. Surface texturing method has also been adopted in InGaN-based solar cells and proved to enhance the efficiency. Since the texturing by direct etching of p-GaN, however, was known to induce the damage and result in degraded electrical properties, texturing has been studied widely on ITO layers. However, it is important to optimize the ITO thickness in Solar Cells applications since the reflectance is fluctuated by ITO thickness variation resulting in reduced light extraction at target wavelength. ITO texturing made by wet etching or dry etching was also revealed to increased series resistance in ITO film. In this work, we report a new way of texturing by deposition of thickness-optimized ITO films on ITO nano dots, which can further reduce the reflectance as well as electrical degradation originated from the ITO etching process.

  • PDF

A Medium Power Single-Pole-Double-Throw MMIC Switch for IEEE 802.11a WLAN Applications (IEEE 802.11a 무선랜용 중간전력 SPDT 초고주차단일집적회로 스위치 제작 및 특성)

  • Mun JaeKyoung;Kim Haecheon;Park Chong-Ook
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.10A
    • /
    • pp.965-970
    • /
    • 2005
  • In this paper, SPDT Tx/Rx MMIC switch applicable to IEEE 802.11a WLAN systems is designed and fabricated using a specific designed epitaxial layered pHEMT wafer and ETRI's $0.5{\mu}m$ pHEMT switch process. The SPDT switch exhibits a low insertion loss of 0.68dB, high isolation of 35.64dB, return loss of 13.4dB, power transfer capability of 25dBm, and 3rd order intercept point of 42dBm at frequency of 5.8GHz and control voltage of 0/-3V. The comparison of the measured performances with commercial products based on the GaAs pHEMT technology for low voltage operating at ${\pm}$ 3V/0V shows that the return loss is somewhat inferior to the commercial products and insertion loss is compatible with each other however, isolation characteristics are much better than in conventional chips. Based on these performances, we can conclude that the developed SPDT switch MMIC has an enough potential for IEEE802.11a standard 5 GHz-band wireless LAN applications.

마이크로파 응용을 위한 고온초전도 필터 서브-시스템

  • 강광용;김현탁;곽민환
    • The Proceeding of the Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.14 no.3
    • /
    • pp.20-40
    • /
    • 2003
  • Since unloaded Q-value of a high-temperature superconductor(HTS) filter is very high, a bandpass filter(BPF) and a lowpass filter(LPF) with an increase of pole numbers can be fabricated without an increase of an insertion loss(IL) ; recently a 70-pole BPF is developed in USA. They have an abrupt skirt property and an excellent attenuation level for out-of band. Moreover, they can be miniaturized when lumped element resonators or the slow-wave characteristic are used. Technology of fabricating a HTS epitaxial film as well as a film of a 4 inch area also makes the planar type filter with a various structure and an enhanced power handling capability possible. Recently, the HTS filter subsystems composed of a planar-type HTS filters, a GaAs-based LNA and a mini-cryocooler are developed. The extended receiver front- end subsystems for mobile radio communications decrease the noise-figure level of the communication system and the frequency interference interacted adjacent bands, and increase the efficiency of frequency and the capacity of communication system. In this paper, theory for developing the HTS filter, its kinds, its design rules, its characteristics are reviewed. The feature of the research and market trends related to the HTS filter systems for the receiver front-end subsystem of mobile base station are surveyed.

CFD analysis for effects of the crucible geometry on melt convection and growth behavior during sapphire single crystal growth by Kyropoulos process (사파이어 단결정의 Kyropoulos 성장시 도가니 형상에 따른 유동장 및 결정성장 거동의 CFD 해석)

  • Ryu, J.H.;Lee, W.J.;Lee, Y.C.;Jo, H.H.;Park, Y.H.
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.22 no.3
    • /
    • pp.115-121
    • /
    • 2012
  • Sapphire single crystals have been highlighted for epitaxial gallium nitride films in high-power laser and light emitting diode (LED) industries. Among the many crystal growth methods, the Kyropoulos process is an excellent commercial method for growing larger, high-optical-quality sapphire crystals with fewer defects. Because the properties and growth behavior of sapphire crystals are influenced largely by the temperature distribution and convection of molten sapphire during the manufacturing process, accurate predictions of the thermal fields and melt flow behavior are essential to design and optimize the Kyropoulos crystal growth process. In this study, computational fluid dynamic simulations were performed to examine the effects of the crucible geometry aspect ratio on melt convection during Kyropoulos sapphire crystal growth. The results through the evolution of various growth parameters on the temperature and velocity fields and convexity of the crystallization interface based on finite volume element simulations show that lower aspect ratio of the crucible geometry can be helpful for the quality of sapphire single crystal.