• 한국복합재료학회:학술대회논문집
• /
• 한국복합재료학회 2004년도 춘계학술발표대회 논문집
• /
• pp.111-114
• /
• 2004

Using the embedded optical fiber sensor of totally-reflected extrinsic Fabry-Perot interferometer(TR-EFPI), longitudinal strains(Ex) of the core and skin layers in glass fiber reinforced plastic(GFRP) cross-ply composite laminates have been measured. Transmission optical microscopy was employed to study the damage formation around the TR-EFPI sensor. It was observed that values of ex in the interior of the skin layer and the core layer measured by embedded TR-EFPI sensor was significantly higher than that of the specimen surface measured by strain gauges. The experimental results agreed well with those from finite element analysis on the basis of uniform stress model. Large strains in the core layer led to the occurrence of transverse cracks which drastically reduced the strain at failure of optical fiber sensor embedded in the core layer.

• 대한임베디드공학회논문지
• /
• 제8권1호
• /
• pp.17-24
• /
• 2013

In this paper, we present a multi-core processor including multimedia specific instructions to process multimedia data efficiently in the mobile environment. Multimedia specific instructions exploit subword level parallelism (SLP), while the multi-core processor exploits data level parallelism (DLP). These combined parallelisms improve the performance of multimedia processing applications. The proposed multi-core processor including multimedia specific instructions is implemented and tested using a Xilinx ISE 10.1 tool and SoCMaster3 testbed system including Vertex 4 FPGA. Experimental results using a fire detection algorithm show that multimedia specific instructions outperform baseline instructions in the same multi-core architecture in terms of performance (1.2x better), energy efficiency (1.37x better), and area efficiency (1.23x better).

• Journal of information and communication convergence engineering
• /
• 제10권1호
• /
• pp.78-84
• /
• 2012

This paper presents a branch prediction algorithm and a 4-way set-associative cache for performance improvement of an embedded RISC core and a clock-gating algorithm with observability don’t care (ODC) operation to reduce the power consumption of the core. The branch prediction algorithm has a structure using a branch target buffer (BTB) and 4-way set associative cache that has a lower miss rate than a direct-mapped cache. Pseudo-least recently used (LRU) policy is used for reducing the number of LRU bits. The clock-gating algorithm reduces dynamic power consumption. As a result of estimation of the performance and the dynamic power, the performance of the OpenRISC core applied to the proposed architecture is improved about 29% and the dynamic power of the core with the Chartered 0.18 ${\mu}m$ technology library is reduced by 16%.

• 대한임베디드공학회논문지
• /
• 제7권5호
• /
• pp.277-284
• /
• 2012

To meet the usage of discrete wavelet transform (DWT) on potable devices, this paper implements 2-level DWT using a reference many-core processor architecture and determine the optimal many-core processor. To explore the optimal many-core processor, we evaluate the impacts of a data-per-processing element ratio that is defined as the amount of data mapped directly to each processing element (PE) on system performance, energy efficiency, and area efficiency, respectively. This paper utilized five PE configurations (PEs=16, 64, 256, 1,024, and 4,096) that were implemented in 130nm CMOS technology with a 720MHz clock frequency. Experimental results indicated that maximum energy and area efficiencies were achieved at PEs=1,024. However, the system area must be limited 140mm2 and the power should not exceed 3 watts in order to implement 2-level DWT on portable devices. When we consider these restrictions, the most reasonable energy and area efficiencies were achieved at PEs=256.

• 인터넷정보학회논문지
• /
• 제11권4호
• /
• pp.95-106
• /
• 2010

최근 복잡한 프로그래밍 환경에서 다수의 프로세스들은 서로 협력하기 위하여 서로 통신하고 자원과 정보를 공유한다. 커널에서는 이것이 가능한 방법으로 프로세스간 통신이라는 IPC(Inter-Process Communication)를 제공한다. 리눅스에서 사용되는 공유 메모리는 동일한 메모리 영역에 여러개의 프로세스가 접근할 수 있도록 해 주는 기술이다. 본 논문에서는 서로 다른 코어에 서로 다른 운영체제를 갖는 듀얼코어 임베디드 리눅스 시스템에서 공유 메모리 성능 개선 방안을 제시하고, MP2530F(ARM926F+ARM946E)의 임베디드 리눅스 시스템을 구축하여 성능을 측정한다. 공유 메모리를 이용한 프로세스의 동작이 별개의 CPU에서 동작되도록 함으로써 성능 향상을 꾀한다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2002년도 ICCAS
• /
• pp.53.5-53
• /
• 2002

1. Introduction 2. PCI Local Bus Specification Abstract 3. Design Embedded PCI Local Bus 4. Simulation Results 5. DAS Application Design Methodology 6. Conclusion

• ETRI Journal
• /
• 제25권5호
• /
• pp.337-344
• /
• 2003

In this paper, we introduce a fully synthesizable 32-bit embedded microprocessor core called the AE32000B. The AE32000B core is based on the extendable instruction set computer architecture, so it has high code density and a low memory access rate. In order to improve the performance of the core, we developed and adopted various design options, including the load extension register instruction (LERI) folding unit, a high performance multiply and accumulate (MAC) unit, various DSP units, and an efficient coprocessor interface. The instructions per cycle count of the Dhrystone 2.1 benchmark for the designed core is about 0.86. We verified the synthesizability and the area and time performances of our design using two CMOS standard cell libraries: a 0.35-${\mu}m$ library and a 0.18-${\mu}m$ library. With the 0.35-${\mu}m$ library, the core can be synthesized with about 47,000 gates and operate at 70 MHz or higher, while it can be synthesized with about 53,000 gates and operate at 120 MHz or higher with the 0.18-${\mu}m$ library.

• 한국통신학회논문지
• /
• 제35권12B호
• /
• pp.1758-1765
• /
• 2010

본 논문은 임베디드 코어의 설계 계층을 이용한 아키텍처 탐색 방법론을 제안한다. 제안된 방법은 다양한 설계 검증과 계층적인 설계 수준에 따른 성능 측정을 고려한 체계적인 아키텍처 탐색을 수행한다. 성능 측정 도구는 설계 모듈에 관련 있는 성능 데이터를 가진 프로파일을 생성한다. 프로파일 생성기는 설계 모듈과 성능 매개변수에 대한 연관 규칙을 얻기 위해 데이터마이닝을 수행한다. 프로파일 생성기의 추론 엔진은 다음 탐색 과정의 설계 성능을 향상시키는 새로운 연관 규칙을 얻는다. 제안된 아키텍처 탐색 방법론의 효율성을 확인하기 위해 JPEG 인코더, Chen-DCT, FFT의 어플리케이션에 대한 아키텍처 탐색을 수행하였다. 제안된 방법을 이용하여 설계된 임베디드 코어는 MIPS R3000의 초기 임베디드 코어에 비해 평균 60.8%의 수행 사이클 감소를 보인다.

• 천문학회보
• /
• 제44권1호
• /
• pp.69.1-69.1
• /
• 2019

We present the ALMA observations of the infrared dark cloud (IRDC) core MSXDC G053.11+00.05 MM1 at the distance of 1.7 kpc. While the core was first identified at 1.2 mm with a mass of 124 Msun, recent near- and mid-infrared observations have revealed a parsec-scale molecular hydrogen (H2 1-0 S(1) at 2.12 micron) outflow and two early class young stellar objects (YSOs) at the center of the core, one of which is likely massive (M > 8 Msun). From the ALMA Band 7 observations with a resolution of 0.5", we have found a dust filament of < 0.1 pc in which five dense cores are embedded in the 870 micron continuum. The brightest core is consistent with one of the two previously-detected YSOs, but the other four are newly discovered implying their very deeply embedded status. We have also detected several molecular line emission including H13CO+ and C17O as well as 13CO outflow with complicated morphology. At the brightest core, the methanol line (CH3OH) shows velocity gradients, which may support the existence of a circumstellar disk around a high-mass protostar. Based on the derived properties of the dense cores, we discuss their association with the two YSOs and H2 outflow detected in infrared and high-mass star-formation process occurring in IRDC cores.

• ETRI Journal
• /
• 제31권6호
• /
• pp.732-740
• /
• 2009

This paper describes the implementation of a digital audio effect system-on-a-chip (SoC), which integrates an embedded digital signal processor (DSP) core, audio codec intellectual property, a number of peripheral blocks, and various audio effect algorithms. The audio effect SoC is developed using a software and hardware co-design method. In the design of the SoC, the embedded DSP and some dedicated hardware blocks are developed as a hardware design, while the audio effect algorithms are realized using a software centric method. Most of the audio effect algorithms are implemented using a C code with primitive functions that run on the embedded DSP, while the equalization effect, which requires a large amount of computation, is implemented using a dedicated hardware block with high flexibility. For the optimized implementation of audio effects, we exploit the primitive functions of the embedded DSP compiler, which is a very efficient way to reduce the code size and computation. The audio effect SoC was fabricated using a 0.18 ${\mu}m$ CMOS process and evaluated successfully on a real-time test board.