• 제목/요약/키워드: Electronic Hardware

검색결과 1,040건 처리시간 0.023초

Efficient VLSI Architecture for Factorization in Soft-Decision Reed-Solomon List Decoding (연판정 Reed-Solomon 리스트 디코딩의 Factorization을 위한 효율적인 VLSI 구조)

  • Lee, Sung-Man;Park, Tae-Guen
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • 제47권11호
    • /
    • pp.54-64
    • /
    • 2010
  • Reed-Solomon (RS) codes are the most widely used error correcting codes in digital communications and data storage. Recently, Sudan found algorithm of list decoder for RS codes. List decoder has larger decoding radius than conventional hard-decision decoding algorithms and return more than one candidate polynomial. But, the algorithm includes interpolation and factorization step that demand massive computations. In this paper, an efficient architecture and processing schedule are proposed. The architecture consists of R-MAC, memories, and control unit. The R-MAC computes both of RC and PU steps that are main part of the factorization algorithm. The proposed architecture can achieve higher hardware utilization efficiency (HUE) and throughput by using efficient processing schedule and memory architecture. Also, the architecture can be designed flexibly with scalability for various applications. We design and synthesize our architecture using Dongbu-Anam $0.18{\mu}m$ standard cell library and the maximum clock frequency is 330MHz.

Intelligence Type Electronic Medical Examination Chart and Data Treatment of Cyber Doctor to Interconnect ASP and SQL (ASP와 SQL을 연동한 사이버닥터의 지능형 전자진료차트와 데이터처리)

  • Kim Seok-Soo
    • Journal of Digital Contents Society
    • /
    • 제4권1호
    • /
    • pp.57-66
    • /
    • 2003
  • This paper presents the content regarding electronic medical examination chart and data treatment for efficient medical examination and prompt treatment by realizing mutual conversation type remote medical examination system among 3 parties(patient, doctor, pharmacist) on internet base. This is an intelligence type remote medical examination system for both on-line and off-line mode to transcend time and space on the web being participated by anybody, which is cheap type to solve problems in existing remote medical examination system such as high price based on hardware, incompatibility, and so on. By interconnecting ASP and SQL on IIS 4.0 web server, database enables system integration for efficient data processing, on-line consultation between patient and doctor, medical examination on off-line, transmission of medical prescription to pharmacist designated by patient and preparation of medicine, semi-eternal storage of medical examination data owing to storage and search of medical examination data, exact medical examination and prescription using this medical examination data by patient and doctor, and so on.

  • PDF

A study on the Implementation Extended Concept of GTS in IEEE 802.15.4 (IEEE 802.15.4에서 GTS의 확장개념에 관한 연구)

  • Jeon, Dong-Keun
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • 제10권3호
    • /
    • pp.319-325
    • /
    • 2015
  • Remarkable advances in wireless communication technology have enabled communications among people who are far away from each other. In recent, the needs of local area voice communication using a wireless system based on low-cost and simple hardware are rapidly rising. However, since these applications require that the multi-users communicate on the same wireless channel in a small area, the existing voice technologies are not suitable for directly applying to these applications. Therefore, in this paper I propose a novel idea enabling multi-user voice communication. In particular, as a short range wireless solution, I employ the IEEE 802.15.4 based on low power and low cost. However, since originally the standard is not developed for voice communication, we extend the original scheme to be suitable for the voice communication by utilizing the extended concept of GTS. The capacity and validity of the proposed scheme are evaluated through quantitative analysis in various voice compression rates.

A Implementation of Smart Band and Data Monitoring System available of Measuring Skin Moisture and UV based on ICT (ICT기반의 피부 수분 및 자외선 측정이 가능한 스마트 밴드 및 데이터 모니터링 시스템 구현)

  • Jung, Se-Hoon;Sim, Chun-Bo;You, Kang-Soo;So, Won-Ho
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • 제12권4호
    • /
    • pp.715-724
    • /
    • 2017
  • Today all kinds of smart devices are being developed with various researches on wearable devices that support smart computing on the human body. Skin diseases continue to rise including freckles, pimples, atopy, and scalp trouble due to the environmental and genetic factors, and people pay bigger medical bills to treat their skin diseases. There is thus a need to develop a smart-phone or table-based smart healthcare imaging system of high portability and diagnostic accuracy capable of analyzing and managing various skin problems related to skin care. This study proposed an integrated system combining the Smart Mi Band, a wearable device using moisture and UV sensors based on IoT, on the hardware part with the sensor information monitoring software.

Implementation of Incoming Panel Monitoring System using Open Source Platform and Wi-Fi Networks (오픈소스 플랫폼 및 Wi-Fi를 이용한 수배전반 모니터링 시스템 구현)

  • Kang, Jin-Young;Kang, Hag-Seong;Jeong, Sung-Hak;Park, Mi-Young;Lee, Young-Dong
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 한국정보통신학회 2015년도 춘계학술대회
    • /
    • pp.886-887
    • /
    • 2015
  • There is a growing interest in and demand for power industry acceleration and energy efficiency due to the increased energy consumption, environmental issues. Electronic power IT convergence industries such as intelligent power system has attract attention as new growth engine industry. A large number of sensors and motors are being installed following unmanned, automated in existing incoming panel management system. Observe the operating conditions and rapid response is essential. Despite the need for immediate action to be taken in the event of various later failed to recognize the emergency power can lead to accidents. In this paper, we propose a new architecture of the implementation of incoming panel monitoring system for power monitoring, fault detection, maintenance and system control using open source hardware platform and Wi-Fi networks.

  • PDF

FPGA Modem Platform Design for eHSPA and Its Regularized Verification Methodology (eHSPA 규격을 만족하는 FPGA모뎀 플랫폼 설계 및 검증기법)

  • Kwon, Hyun-Il;Kim, Kyung-Ho;Lee, Chung-Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • 제46권2호
    • /
    • pp.24-30
    • /
    • 2009
  • In this paper, the FPGA modem platform complying with 3GPP Release 7 eHSPA specifications and its regularized verification flow are proposed. The FFGA platform consists of modem board supporting physical layer requirements, MCU and DSP core embedded control board to drive the modem board, and peripheral boards for RF interfacing and various equipment interfaces. On the other hand, the proposed verification flow has been regularized into three categories according to the correlation degrees of hardware-software inter-operation, such as simple function test, scenario test call processing and system-level performance test. When it comes to real implementations, the emulation verification strategy for low power mobile SoC is also introduced.

The Architecture of the Frame Memory in MPEG-2 Video Encoder (MPEG-2 비디오 인코더의 프레임 메모리 구조)

  • Seo, Gi-Beom;Jeong, Jeong-Hwa
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • 제37권3호
    • /
    • pp.55-61
    • /
    • 2000
  • This paper presents an efficient hardware architecture of frame memory interface in MPEG-2 video encoder. To reduce the size of memory buffers between SDRAM and the frame memory module, the number of clocks needed for each memory access is minimized with dual bank operation and burst length change. By allocating the remaining cycles not used by SDRAM access, to the random access cycle, the internal buffer size, the data bus width, and the size of the control logic can be minimized. The proposed architecture is operated with 54MHz clock and designed with the VT $I^{тм}$ 0.5 ${\mu}{\textrm}{m}$ CMOS TLM standard cell library. It is verified by comparing the test vectors generated by the c-code model with the simulation results of the synthesized circuit. The buffer area of the proposed architecture is reduced to 40 % of the existing architecture.

  • PDF

A VLSI Design for High-speed Data Processing of Differential Phase Detectors with Decision Feedback (결정 궤환 구조를 갖는 차동 위상 검출기의 고속 데이터 처리를 위한 VLSI 설계)

  • Kim, Chang-Gon;Jeong, Jeong-Hwa
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • 제39권5호
    • /
    • pp.74-86
    • /
    • 2002
  • This paper proposes a VLSI architecture for high-speed data processing of the differential phase detectors with the decision feedback. To improve the BER performance of the conventional differential phase detection, DF-DPD, DPD-RGPR and DFDPD-SA have been proposed. These detection methods have the architecture feedbacking the detected phase to reduce the noise of the previous symbol as phase reference. However, the feedback of the detected phase results in lower data processing speed than that of the conventional differential phase detection. In this paper, the VLSI architecture was proposed for high-speed data processing of the differential phase detectors with decision feedback. The Proposed architecture has the pre-calculation method to previously calculate the results on 'N'th step at 'M-1'th step and the pre-decision feedback method to previously feedback the predicted phases at 'M-1'th step. The architecture proposed in this paper was implemented to RTL using VHDL. The simulation results show that the Proposed architecture obtains the high-speed data processing.

The Flexible Design Architecture for a Continuous Packet Connectivity Protocol on High Speed Packet Access Platform (고속 패킷 접속 규격 플랫폼 기반 연속적인 패킷 연결 프로토콜의 유연한 구조 설계)

  • Kwon, Hyun-Il;Kim, Kyung-Ho;Lee, Chung-Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • 제46권12호
    • /
    • pp.30-35
    • /
    • 2009
  • In this paper, we propose the flexible design architecture for a continuous packet connectivity (CPC) Protocol among additional features of 3GPP HSPA+. In order to meet a practical intellectual property (IP) reuse and the developing time reduction design goals, we utterly take a CPC protocol into account to be realized by reusing digital signal processor (DSP) IP of the proven high speed packet access (HSPA) platform with the minimum hardware modification and addition. Based on the Teak series DSP, the proposed CPC protocol is divided into discontinuous transmit and receive mode, CPC manager, and interface with the proven HSPA platform. According to the regularized verification flow for wireless cellular communication applications, the proposed CPC protocol has been verified in various test scenarios.

Minute Signal Noise Cancellation System For The Air-pollution Measurement System (NDIR 대기오염 측정시스템을 위한 미세신호 잡음제거기)

  • Kim, Young-Jin;Lim, Yong-Seok;Ryu, Geun-Taek;Bae, Hyeon-Deok;Choi, Hun
    • 전자공학회논문지 IE
    • /
    • 제46권4호
    • /
    • pp.16-24
    • /
    • 2009
  • In this paper, we propose a new noise cancellation system for the NDIR based optical analyzer, that can measure various environmental air-pollution materials (CO, $SO_2$, NOx, etc.) in real-time. The sensed signals are contaminated by the different noise sources that measurement noise with high frequencies and the drift noise with the low frequencies. They can be eliminated by a pre-processing that considering their time-domian properties and by a post-processing that using sub-power ratios in subband structure. In the proposed method, the ore and pose-processing for noise cancelling are useful for hardware implementation of the NDIR based optical analyzer with a precision measuring.