• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.16 no.4
• /
• pp.330-335
• /
• 2003

This paper reports the optimum structure of the vacuum packaged Porous poly-silicon Nano-Structured (PNS) emitter. The PNS layer was obtained by electrochemical etching process into polycrystalline silicon layer in a process controlled to anodizing condition. Current-voltage studies were carried out to optimize process condition of electron emission properties as a function of anodizing condition and top electrode thickness. Also, we measured in advance the electron emission properties as a function of substrate temperature because the vacuum packaged process was performed under the condition of high temperature ambient (430$^{\circ}C$). Auger Electron Spectrometer (AES) studies shows that Au as a top-electrode was diffused to PNS layer during temperature experiments. Thus, we optimized the thickness of top-electrode in order to make the vacuum package PNS emitter. As a result, the vacuum Packaged PNS emitter was successfully emitted by optimizing process.

• 한국신재생에너지학회:학술대회논문집
• /
• 2007.06a
• /
• pp.295-298
• /
• 2007

Reduction of optical losses in crystalline silicon solar cells by surface modification is one of the most important issues of silicon photovoltaics. Porous Si layers on the front surface of textured Si substrates have been investigated with the aim of improving the optical losses of the solar cells, because an anti-reflection coating(ARC) and a surface passivation can be obtained simultaneously in one process. We have demonstrated the feasibility of a very efficient porous Si ARC layer, prepared by a simple, cost effective, electrochemical etching method. Silicon p-type CZ (100) oriented wafers were textured by anisotropic etching in sodium carbonate solution. Then, the porous Si layers were formed by electrochemical etching in HF solutions. After that, the properties of porous Si in terms of morphology, structure and reflectance are summarized. The structure of porous Si layers was investigated with SEM. The formation of a nanoporous Si layer about 100nm thick on the textured silicon wafer result in a reflectance lower than 5% in the wavelength region from 500 to 900nm. Such a surface modification allows improving the Si solar cell characteristics. An efficiency of 13.4% is achieved on a monocrystalline silicon solar cell using the electrochemical technique.

• 한국전기화학회:학술대회논문집
• /
• 2002.10a
• /
• pp.49-49
• /
• 2002

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.11
• /
• pp.1686-1690
• /
• 1989

Using the anisotropic etching characteristics of N2H4-H2O solutions, Si diaphragm was fabricated for the integrated sensors. The optimal composition and temperature of the etching solution in (100) Si etching process was established to be 50mol% N2H4 in H2O at 105\ulcorner\ulcorner for both higher etch rate (=2.6\ulcorner/min) and better surface quality of etched (100) planes. Based on the above optimal etching condition, the electrochemical etch-stop technique was employed to form n-type Si diaphragm having a thickness of 20\ulcorner and the thickness of diapragm could exactly be controlled to 20\ulcorner\ulcorner.

• Journal of Electrochemical Science and Technology
• /
• v.2 no.3
• /
• pp.157-162
• /
• 2011

We report a simple route for synthesizing multi-dimensional structured silicon anode materials from commercially available bulk silicon powders via metal-assisted chemical etching process. In the first step, silver catalyst was deposited onto the surface of bulk silicon via a galvanic displacement reaction. Next, the silver-decorated silicon particles were chemically etched in a mixture of hydrofluoric acid and hydrogen peroxide to make multi-dimensional silicon consisting of one-dimensional silicon nanowires and micro-scale silicon cores. As-synthesized silicon particles were coated with a carbon via thermal decomposition of acetylene gas. The carbon-coated multi-dimensional silicon anodes exhibited excellent electrochemical properties, including a high specific capacity (1800 mAh/g), a stable cycling retention (cycling retention of 89% after 20 cycles), and a high rate capability (71% at 3 C rate, compared to 0.1 C rate). This process is a simple and mass-productive (yield of 40-50%), thus opens up an effective route to make a high-performance silicon anode materials for lithiumion batteries.

• Journal of Photoscience
• /
• v.10 no.3
• /
• pp.257-261
• /
• 2003

We have systematically studied the evolution of the photoluminescence(PL) tuning of porous silicon(PS) by electrochemical etching in various mixed electrolytes. The electrolytes employed as an etchants were mixtures of HF:CH$_3$COOH:HNO$_3$:C$_2$H$\_$5/OH solutions where the composition ratios (%) were varied from 10:1.98:0:88.02 to 10: 1.98:8.4:79.62 under constant concentration of HF and CH$_3$COOH with a total volume of 100 ml. Changes in the surface morphology of the samples caused by variations in the etching process were investigated by scanning electron microscopy (SEM) and atomic force microscopy (AFM). After samples are etched in various mixed electrolytes, FTIR analyses show that there is the non-photoluminescent state and the photoluminescent state simultaneously. The PL spectra show the PL tuning in the ranging from 560 to 700 nm with the increase of HNO$_3$ concentration. An analysis of the subsequent PL relaxation mechanism was carried out by time-correlated single photon counting (TCSPC) method. Based on experimental results, it is assumed that a red shift of the main PL peak position is related to the HNO$_3$ activated formation of silicon oxygen compounds. Therefore, the use of electrolyte mixtures with composition ratios can be obtained adequate and reproducible results for PL tuning.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2008.06a
• /
• pp.241-241
• /
• 2008

Macrofore formation in silicon and other semiconductors using electrochemical etching processes has been, in the last years, a subject of great attention of both theory and practice. Its first reason of concern is new areas of macropore silicone applications arising from microelectromechanical systems processing (MEMS), membrane techniques, solar cells, sensors, photonic crystals, and new technologies like a silicon-on-nothing (SON) technology. Its formation mechanism with a rich variety of controllable microstructures and their many potential applications have been studied extensively recently. Porous silicon is formed by anodic etching of crystalline silicon in hydrofluoric acid. During the etching process holes are required to enable the dissolution of the silicon anode. For p-type silicon, holes are the majority charge carriers, therefore porous silicon can be formed under the action of a positive bias on the silicon anode. For n-type silicon, holes to dissolve silicon is supplied by illuminating n-type silicon with above-band-gap light which allows sufficient generation of holes. To make a desired three-dimensional nano- or micro-structures, pre-structuring the masked surface in KOH solution to form a periodic array of etch pits before electrochemical etching. Due to enhanced electric field, the holes are efficiently collected at the pore tips for etching. The depletion of holes in the space charge region prevents silicon dissolution at the sidewalls, enabling anisotropic etching for the trenches. This is correct theoretical explanation for n-type Si etching. However, there are a few experimental repors in p-type silicon, while a number of theoretical models have been worked out to explain experimental dependence observed. To perform ordered macrofore formaion for p-type silicon, various kinds of mask patterns to make initial KOH etch pits were used. In order to understand the roles played by the kinds of etching solution in the formation of pillar arrays, we have undertaken a systematic study of the solvent effects in mixtures of HF, N-dimethylformamide (DMF), iso-propanol, and mixtures of HF with water on the macrofore structure formation on monocrystalline p-type silicon with a resistivity varying between 10 ~ 0.01 $\Omega$ cm. The etching solution including the iso-propanol produced a best three dimensional pillar structures. The experimental results are discussed on the base of Lehmann's comprehensive model based on SCR width.

• Proceedings of the KSME Conference
• /
• 2000.04a
• /
• pp.792-796
• /
• 2000

With the development of micro machining, it becomes an important part to fabricate an electrode which has tens of ${\mu}m$ or less. There are two methods to get a narrow hole; non-contact type such as EDM(Electro-discharge machining) and contact type such as punching. A punch which has a tapered shape with a cylindrical tip is fabricated in this paper. To make this punch, a method which was used to fabricate a cylindrical shape by electrochemical process was applied. The control factors for the shape and their limits are verified through an experiment.

• Journal of Integrative Natural Science
• /
• v.5 no.4
• /
• pp.211-215
• /
• 2012

Single-crystalline silicon nanowire arrays (SiNWAs) using electroless metal-assisted etchings of p-type silicon were successfully fabricated. Ag nanoparticle deposition on silicon wafers in HF solution acted as a localized micro-electrochemical redox reaction process in which both anodic and cathodic process took place simultaneously at the silicon surface to give SiNWAs. The growth effect of SiNWs was investigated by changing of etching times. The morphologies of SiNWAs were obtained by SEM observation. Well-aligned nanowire arrays perpendicular to the surface of the silicon substrate were produced. Optical characteristics of SiNWs were measured by FT-IR spectroscopy and indicated that the surface of SiNWs are terminated with hydrogen. The thicknesses and lengths of SiNWs are typically 150-250 nm and 2 to 5 microns, respectively.

• Proceedings of the Korea Association of Crystal Growth Conference
• /
• 1996.06a
• /
• pp.494-496
• /
• 1996

The purpose of this study is to investigate the effect of process conditions on pore distribution in porous silicon layer prepared by electrochemical reaction. Porous silicon layers formed on p-type silicon wafer show the network structure of fine porse whose diameters are less than 100${\AA}$. In n-type porous silicon, selective growth was found on the pore surface by wet etching process after PR patterning. And numerical method showed high current density on the pore tip. With this result we confirmed that pore formation has two steps. First step is the initial attack on the surface and second step is the directional growth on the pore tip.