• Journal of information and communication convergence engineering
• /
• 제12권3호
• /
• pp.186-192
• /
• 2014

Monolithic three-dimensional integrated chips (3D ICs) are an emerging technology that offers an integration density that is some orders of magnitude higher than the conventional through-silicon-via (TSV)-based 3D ICs. This is due to a sequential integration process that enables extremely small monolithic inter-tier vias (MIVs). For a monolithic 3D memory, we first explore the static random-access memory (SRAM) design. Next, for digital logic, we explore several design styles. The first is transistor-level, which is a design style unique to monolithic 3D ICs that are enabled by the ultra-high-density of MIVs. We also explore gate-level and block-level design styles, which are available for TSV-based 3D ICs. For each of these design styles, we present techniques to obtain the graphic database system (GDS) layouts, and perform a signoff-quality performance and power analysis. We also discuss various challenges facing monolithic 3D ICs, such as achieving 50% footprint reduction over two-dimensional (2D) ICs, routing congestion, power delivery network design, and thermal issues. Finally, we present design techniques to overcome these challenges.

• 전기학회논문지
• /
• 제62권1호
• /
• pp.49-56
• /
• 2013

In this paper, for constrained optimization problem, one multi-objective optimization algorithm that ensures both performance robustness and constraint feasibility is proposed when uncertainties are involved in design variables. In the proposed algorithm, the gradient index of objective function assisted by design sensitivity with the help of finite element method is applied to evaluate robustness; the reliability calculated by the sensitivity-assisted Monte Carlo simulation method is used to assess the feasibility of constraint function. As a demonstration, the performance and numerical efficiency of the proposed method is investigated through application to the optimal design of TEAM problem 22--a superconducting magnetic energy storage system.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1989년도 추계학술대회 논문집 학회본부
• /
• pp.397-400
• /
• 1989

This study is to design a method of parameter estimation for a second order linear time invarient system of self-tuning controller utilizing the neural network theory proposed by Hopfield. The result is compared with the other methods which are commonly used in controller theories.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 추계학술대회 논문집 전기기기 및 에너지변환시스템부문
• /
• pp.52-55
• /
• 2002

This paper proposes the optimum design of a Brushless DC(BLDC) motor using Genetic algorithm and SUMT. The efficiency is chosen as the object function.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 하계학술대회 논문집 B
• /
• pp.849-851
• /
• 2003

This paper is deal with the method of design for optimum thrust model using genetic algorithms in slotless Permanent Magnet Linear Synchrous Motor (PMLSM). Characteristic analysis method is used 3D space harmonic analysis method. Design parameters are PM width and coil width.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 하계학술대회 논문집 B
• /
• pp.891-893
• /
• 2003

This paper Presents the optimum design of Brushless DC Motor using multi-objective function Neural Network to maximize efficiency and Ratio of Torque Per unit weight.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2007년도 제38회 하계학술대회
• /
• pp.878-879
• /
• 2007

This paper presents an optimum design of the electromagnetic pump with an tubular type linear induction motor(TLIM). For obtaining the maximum flow rate, the TLIM is optimized using genetic algorithm.

• Journal of Electrical Engineering and Technology
• /
• 제12권3호
• /
• pp.1146-1155
• /
• 2017

Normally, the artificial intelligence algorithms are widely applied to the optimal controller design. Then, it is expected that the best output performance is achieved. Unfortunately, when resulting controller parameters are implemented by using the practical devices, the output performance cannot be the best as expected. Therefore, the paper presents the optimal controller design using the combination between the state-space averaging model and the adaptive Tabu search algorithm with the new criteria as two penalty conditions to handle the mentioned problem. The buck-boost converter regulated by the cascade PI controllers is used as the example power system. The results show that the output performance is better than those from the conventional design method for both input and load variations. Moreover, it is confirmed that the reported controllers can be implemented using the realistic devices without the limitation and the stable operation is also guaranteed. The results are also validated by the simulation using the topology model of MATLAB and also experimentally verified by the testing rig.

• Journal of Electrical Engineering and Technology
• /
• 제9권1호
• /
• pp.136-142
• /
• 2014

A major problem in Switched Reluctance Motor (SRM) is torque ripple, which causes undesirable acoustic noise and vibration. This work focuses on reducing the undesirable torque ripple in SRM by modifying stator and rotor geometry. This paper presents a comparative study on torque ripple minimization in SRM with modified pole shapes such as stator pole taper, stator pole face with non-uniform air gap and pole shoe attached to rotor pole. Further this paper presents a detailed sensitivity analysis of the effect of different geometrical parameters that alter the pole face shapes on the performance of SRM. The analysis is performed using finite-element method considering average torque and torque ripple as performance parameters. Based on the analysis, a design combining stator pole taper with non-uniform air gap is proposed to improve the torque characteristics of SRM. The dynamic characteristics of the proposed design are simulated and the results show satisfactory reduction in torque ripple.

• Journal of Electrical Engineering and Technology
• /
• 제12권1호
• /
• pp.182-188
• /
• 2017

An arc eliminator allows a surge current bypass rapidly into the earth to facilitate the circuit breaking process and increase the stability of the load circuit. Thomson coil actuator (TCA) is a type of actuator that can function as an arc eliminator. The TCA has a simple structure and significantly rapid speed compared to the other types of actuators. In this paper, significant variables, which have a dominant effect on the performance of the TCA, are investigated in detail. Using these variables and an optimization algorithm, an optimal design strategy for the TCA is proposed in this research. The efficacy of the proposed optimal design strategy and the feasibility of the application of the designed TCA for a high power circuit breaker as the arc eliminators are validated through the experiment.