• 전자공학회논문지S
• /
• 제34S권6호
• /
• pp.77-84
• /
• 1997

buck type converter doesn't appear when an input voltag eis lower than an output voltage. This is the main reason the buck converter has not been used for high power factor converters. In this paper, soft switching high power factor buck converter is proposed. This converter is composed of diode rectifier, input capacitor can be small enough to filter input current, buck converter with loss less snubber circuit. Converter is operated in discontinous conduction mode, turn on of the switching device is a zero current switching (ZCS) and high powr factor input is obtianed. In addition, zero voltage switching (ZVS) at trun off is achieved and switching loss is reduced using loss less snubber circuit. The capacitor used in the snubber circuit raised output voltage. Therefore, proposed converter has higher output voltage and higher efficiency than conventional buck type converter at same duty factor in discontinous conduction mode operation. High power factro, efficiency, soft switching operation of proposed converter is veified by simulation using Pspice and experimental results.

• 전기전자학회논문지
• /
• 제23권3호
• /
• pp.962-970
• /
• 2019

본 논문에서는 자기구동 동기스위치를 이용한 비절연 고효율 고전압출력 DC-DC 컨버터를 제안한다. 제안하는 컨버터는 전통적인 승압형 DC-DC 컨버터 구조에 탭형 인덕터를 적용함으로써 고전압출력을 달성하며 주스위치부에 무손실 커패시터-다이오드(LCD, lossless capacitor-diode) 스너버를 적용하여 스위치 전압스트레스를 저감한다. 그리고 출력부에 다이오드 대신에 동기스위치를 적용함으로써 역회복 문제를 해결하고 고효율을 달성한다. 제안한 컨버터의 동기스위치는 자기구동방식을 이용하고 단순한 구조를 가진다. 본 논문에서는 제안한 컨버터의 동작원리를 먼저 설명하고, 후에 컨버터 프로토타입의 설계예를 제시한다. 그리고 설계된 회로파라미터로 제작된 프로토타입의 실험결과로써 제안한 컨버터의 특성을 보인다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2012년도 전력전자학술대회 논문집
• /
• pp.343-344
• /
• 2012

In high power PV generation system, the solar cell normally generates wide output voltage depending on the insolation, cell's temperature and shade effect. This paper will propose a high efficiency converter allowing the wide input voltage to supply stable voltage with the controller and operation for the PV generation system. The proposed converter consists of two stages comprising SEPIC with a coupled inductor and LLC, which generates 24 V of output at the final output terminal. In this paper, a design method and experimental results with a test-bed of 50 W will be presented to validate the proposed converter.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2005년도 전력전자학술대회 논문집
• /
• pp.439-441
• /
• 2005

A new LLC resonant converter with multiple outputs is proposed for high efficiency and low cost plasma display panel (PDP) power module. In the proposed converter, ZVS turn-on of the primary MOSFETs and ZCS nun-off of the secondary diodes are guaranteed in the overall input voltage and output load range. Moreover, the primary MOSFETs and the secondary diodes have low voltage stresses clamped to input and the output voltage, respectively. Therefore, the proposed converter shows the high efficiency due to the minimized switching and conduction losses. In addition, by employing the transformer, which has the two and more secondary side, the proposed converter can have multiple outputs and they show the great cross-regulation characteristics. As a result, the proposed converter can be implemented with low cost and compact size. The 500W prototype is implemented, which integrates the sustaining and addressing power supplies of PDP power module. The maximum efficiency is 96.8% and the respective output voltages are well regulated. Therefore, the proposed converter is suitable for high efficiency and low cost PDP power module.

• 한국전기전자재료학회논문지
• /
• 제14권4호
• /
• pp.289-296
• /
• 2001

The piezoelectric transformers of 2.0x10x48 ㎣ size were fabricated with PSN-PMN-PZT(T10 and PNW-PMN-PZT(T2) composition ceramics. Effects of micro structural and piezoelectric properties on the electrical characteristics of the piezoelectric transformers were investigated. Under the fixed output power of 6 W, temperature rise of T1 transformer at the optimum load was smaller than T2 one because of fine grain size effect. Voltage step-up ratio of T1 transformer showed higher value than T2 one T1 transformer showed an excellent properties with voltage step-up ratio of 12.41, efficiency of 95.23% and temperature rise of 7.2$^{\circ}C$ at 200㏀ load resistance. And also, T2 transformer showed an excellent properties with voltage step up ratio of 9.81, efficiency of 95.51% and temperature rise of 9$^{\circ}C$ at 150㏀ load resistance.

• 전기학회논문지
• /
• 제62권6호
• /
• pp.767-781
• /
• 2013

In this paper, we proposes the AC input voltage and current sensorless control scheme to control the input power factor and DC output voltage of the three-phase Z-source PWM rectifier. For DC-link voltage control which is sensitive to the system parameters of the PWM rectifier, fuzzy-PI controller is used. Because the AC input voltage and current are estimated using only the DC-link voltage and current, AC input voltage and current sensors are not required. In addition, the unity input power factor and DC output voltage can be controlled. The phase-angle of the detected AC input voltage and estimated voltage, the response characteristics of the DC output voltage according to the DC voltage references, the FFT results of the estimated voltage and current, efficiency, and the response characteristics of the conventional PI controller and fuzzy-PI controller are verified by PSIM simulation.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 학술대회 논문집 전문대학교육위원
• /
• pp.70-74
• /
• 2003

The buck-boost converter is employed as the variable output PFC power stage. From the loss analysis, this topology has a high efficiency from light load to heavy load. A modified input current sensing scheme is presented to overcome the problem of the insufficient phase margin for the PFC circuit near the maximum output voltage. The variable output PFC circuit has a good performance in the wide output voltage range, under both the Boost mode when the output voltage is high and the Buck+Boost mode when the output voltage is low.

• Journal of Power Electronics
• /
• 제10권1호
• /
• pp.9-13
• /
• 2010

This paper proposes an input-series-output-parallel connected ZVS full bridge converter with interleaved control for photovoltaic power conditioning systems (PV PCS). The input-series connection enables a fully modular power-system architecture, where low voltage and standard power modules can be connected in any combination at the input and/or at the output, to realize any given specifications. Further, the input-series connection enables the use of low-voltage MOSFETs that are optimized for a very low RDSON, thus, resulting in lower conduction losses. The system costs decrease due to the reduced current, and the volumes of the output filters due to the interleaving technique. A topology for a photovoltaic (PV) dc/dc converter that can dramatically reduce the power rating and increase the efficiency of a PV system by analyzing the PV module characteristics is proposed. The control scheme, consisting of an output voltage loop, a current loop and input voltage balancing loops, is proposed to achieve input voltage sharing and output current sharing. The total PV system is implemented for a 10-kW PV power conditioning system (PCS). This system has a dc/dc converter with a 3.6-kW power rating. It is only one-third of the total PV PCS power. A 3.6-kW prototype PV dc/dc converter is introduced to experimentally verify the proposed topology. In addition, experimental results show that the proposed topology exhibits good performance.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.537-538
• /
• 2008

A step-down DC-DC converter with On-chip Compensation for battery-operated portable electronic devices which are designed in 0.18um CMOS standard process. In an effort to improve low load efficiency, this paper proposes the PFM (Pulse Frequency modulation) voltage mode 1MHz switching frequency step-down DC-DC converter with on-chip compensation. Capacitor multiplier method can minimize error amplifier compensation block size by 20%. It allows the compensation block of DC-DC converter be easily integrated on a chip and occupy less layout area. But capacitor multiplier operation reduces DC-DC converter efficiency. As a result, this converter shows maximum efficiency over 87% for the output voltage of 1.8V (input voltage : 3.3V), maximum load current 500mA, and 0.14% output ripple voltage. The total core chip area is $mm^2$.

• 한국멀티미디어학회논문지
• /
• 제19권2호
• /
• pp.352-359
• /
• 2016

This paper presents high efficiency 5A synchronous DC-DC buck converter. The proposed DC-DC buck converter works from 4.5V to 18V input voltage range, and provides up to 5A of continuous output current and output voltage adjustable down to 0.8V. This chip is packaged MCP(multi-chip package) with control chip, top side P-CH switch, and bottom side N-CH switch. This chip is designed in a 25V high voltage CMOS 0.35um technology. It has a maximum power efficiency of up to 94% and internal 3msec soft start and fixed 500KHz PWM(Pulse Width Modulation) operations. It also includes cycle by cycle current limit function, short and thermal shutdown protection circuit at 150℃. This chip size is 2190um*1130um includes scribe lane 10um.